Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1cb1b75e authored by Jesse Barnes's avatar Jesse Barnes Committed by Chris Wilson
Browse files

drm/i915: use 120MHz refclk in PCH eDP case too 



CPU eDP needs a different reference clock than PCH eDP, which uses the
standard PCH refclk of 120MHz.

Signed-off-by: default avatarJesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: default avatarChris Wilson <chris@chris-wilson.co.uk>
parent 7f823282

drivers/gpu/drm/i915/intel_display.c

+2 −1
Original line number Original line Diff line number Diff line
@@ -3625,7 +3625,8 @@ static int intel_crtc_mode_set(struct drm_crtc *crtc, 
			      refclk / 1000);

			      refclk / 1000);

	} else if (!IS_GEN2(dev)) {

	} else if (!IS_GEN2(dev)) {

		refclk = 96000;

		refclk = 96000;

		if (HAS_PCH_SPLIT(dev))

		if (HAS_PCH_SPLIT(dev) &&

		    (!has_edp_encoder || intel_encoder_is_pch_edp(&has_edp_encoder->base)))

			refclk = 120000; /* 120Mhz refclk */

			refclk = 120000; /* 120Mhz refclk */

	} else {

	} else {

		refclk = 48000;

		refclk = 48000;