Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 174e8262 authored by Lina Iyer's avatar Lina Iyer Committed by Greg Kroah-Hartman
Browse files

drivers: qcom: rpmh-rsc: clear wait_for_compl after use 



[ Upstream commit 09e97b6c8754c91470455e69ebd827b741f80af5 ]

The wait_for_compl register ensures the request sequence is maintained
when sending requests from the TCS. Clear the register after sending
active request and during invalidate of the sleep and wake TCS.

Reported-by: default avatarRaju P.L.S.S.S.N <rplsssn@codeaurora.org>
Signed-off-by: default avatarLina Iyer <ilina@codeaurora.org>
Signed-off-by: default avatarAndy Gross <andy.gross@linaro.org>
Signed-off-by: default avatarSasha Levin <sashal@kernel.org>
parent 09c8a33e

drivers/soc/qcom/rpmh-rsc.c

+2 −0
Original line number Diff line number Diff line
@@ -121,6 +121,7 @@ static int tcs_invalidate(struct rsc_drv *drv, int type) 
			return -EAGAIN;

		}

		write_tcs_reg_sync(drv, RSC_DRV_CMD_ENABLE, m, 0);

		write_tcs_reg_sync(drv, RSC_DRV_CMD_WAIT_FOR_CMPL, m, 0);

	}

	bitmap_zero(tcs->slots, MAX_TCS_SLOTS);

	spin_unlock(&tcs->lock);
@@ -239,6 +240,7 @@ static irqreturn_t tcs_tx_done(int irq, void *p) 
skip:

		/* Reclaim the TCS */

		write_tcs_reg(drv, RSC_DRV_CMD_ENABLE, i, 0);

		write_tcs_reg(drv, RSC_DRV_CMD_WAIT_FOR_CMPL, i, 0);

		write_tcs_reg(drv, RSC_DRV_IRQ_CLEAR, 0, BIT(i));

		spin_lock(&drv->lock);

		clear_bit(i, drv->tcs_in_use);