Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1708bc99 authored by David Dai's avatar David Dai
Browse files

clk: qcom: gpucc: Enable safe config and HW_CTL mode for gmu_clk_src 



Enable the HW_CTL bit on RCGs in order to safely reconfigure and
update the RCG in the event that it's enabled from some other
hardware signal.

Change-Id: I4eb6b79be808dc8d5bb5fcaa5ee76f7501970c97
Signed-off-by: default avatarDavid Dai <daidavid1@codeaurora.org>
parent f18dbda7

drivers/clk/qcom/gpucc-kona.c

+2 −0
Original line number Diff line number Diff line
@@ -113,6 +113,8 @@ static struct clk_rcg2 gpu_cc_gmu_clk_src = { 
	.hid_width = 5,

	.parent_map = gpu_cc_parent_map_0,

	.freq_tbl = ftbl_gpu_cc_gmu_clk_src,

	.enable_safe_config = true,

	.flags = HW_CLK_CTRL_MODE,

	.clkr.hw.init = &(struct clk_init_data){

		.name = "gpu_cc_gmu_clk_src",

		.parent_names = gpu_cc_parent_names_0,