Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 11581f5d authored by Yoshihiro Shimoda's avatar Yoshihiro Shimoda Committed by Simon Horman
Browse files

arm64: dts: renesas: r8a77995: add GPIO device nodes 



This patch adds GPIO device nodes for r8a77995.

Reviewed-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: default avatarYoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 5889ded1

arch/arm64/boot/dts/renesas/r8a77995.dtsi

+112 −0
Original line number Diff line number Diff line
@@ -139,6 +139,118 @@ 
			#power-domain-cells = <1>;

		};



		gpio0: gpio@e6050000 {

			compatible = "renesas,gpio-r8a77995",

				     "renesas,rcar-gen3-gpio",

				     "renesas,gpio-rcar";

			reg = <0 0xe6050000 0 0x50>;

			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;

			#gpio-cells = <2>;

			gpio-controller;

			gpio-ranges = <&pfc 0 0 9>;

			#interrupt-cells = <2>;

			interrupt-controller;

			clocks = <&cpg CPG_MOD 912>;

			power-domains = <&sysc R8A77995_PD_ALWAYS_ON>;

			resets = <&cpg 912>;

		};



		gpio1: gpio@e6051000 {

			compatible = "renesas,gpio-r8a77995",

				     "renesas,rcar-gen3-gpio",

				     "renesas,gpio-rcar";

			reg = <0 0xe6051000 0 0x50>;

			interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;

			#gpio-cells = <2>;

			gpio-controller;

			gpio-ranges = <&pfc 0 32 32>;

			#interrupt-cells = <2>;

			interrupt-controller;

			clocks = <&cpg CPG_MOD 911>;

			power-domains = <&sysc R8A77995_PD_ALWAYS_ON>;

			resets = <&cpg 911>;

		};



		gpio2: gpio@e6052000 {

			compatible = "renesas,gpio-r8a77995",

				     "renesas,rcar-gen3-gpio",

				     "renesas,gpio-rcar";

			reg = <0 0xe6052000 0 0x50>;

			interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;

			#gpio-cells = <2>;

			gpio-controller;

			gpio-ranges = <&pfc 0 64 32>;

			#interrupt-cells = <2>;

			interrupt-controller;

			clocks = <&cpg CPG_MOD 910>;

			power-domains = <&sysc R8A77995_PD_ALWAYS_ON>;

			resets = <&cpg 910>;

		};



		gpio3: gpio@e6053000 {

			compatible = "renesas,gpio-r8a77995",

				     "renesas,rcar-gen3-gpio",

				     "renesas,gpio-rcar";

			reg = <0 0xe6053000 0 0x50>;

			interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;

			#gpio-cells = <2>;

			gpio-controller;

			gpio-ranges = <&pfc 0 96 10>;

			#interrupt-cells = <2>;

			interrupt-controller;

			clocks = <&cpg CPG_MOD 909>;

			power-domains = <&sysc R8A77995_PD_ALWAYS_ON>;

			resets = <&cpg 909>;

		};



		gpio4: gpio@e6054000 {

			compatible = "renesas,gpio-r8a77995",

				     "renesas,rcar-gen3-gpio",

				     "renesas,gpio-rcar";

			reg = <0 0xe6054000 0 0x50>;

			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;

			#gpio-cells = <2>;

			gpio-controller;

			gpio-ranges = <&pfc 0 128 32>;

			#interrupt-cells = <2>;

			interrupt-controller;

			clocks = <&cpg CPG_MOD 908>;

			power-domains = <&sysc R8A77995_PD_ALWAYS_ON>;

			resets = <&cpg 908>;

		};



		gpio5: gpio@e6055000 {

			compatible = "renesas,gpio-r8a77995",

				     "renesas,rcar-gen3-gpio",

				     "renesas,gpio-rcar";

			reg = <0 0xe6055000 0 0x50>;

			interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;

			#gpio-cells = <2>;

			gpio-controller;

			gpio-ranges = <&pfc 0 160 21>;

			#interrupt-cells = <2>;

			interrupt-controller;

			clocks = <&cpg CPG_MOD 907>;

			power-domains = <&sysc R8A77995_PD_ALWAYS_ON>;

			resets = <&cpg 907>;

		};



		gpio6: gpio@e6055400 {

			compatible = "renesas,gpio-r8a77995",

				     "renesas,rcar-gen3-gpio",

				     "renesas,gpio-rcar";

			reg = <0 0xe6055400 0 0x50>;

			interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;

			#gpio-cells = <2>;

			gpio-controller;

			gpio-ranges = <&pfc 0 192 14>;

			#interrupt-cells = <2>;

			interrupt-controller;

			clocks = <&cpg CPG_MOD 906>;

			power-domains = <&sysc R8A77995_PD_ALWAYS_ON>;

			resets = <&cpg 906>;

		};



		scif2: serial@e6e88000 {

			compatible = "renesas,scif-r8a77995",

				     "renesas,rcar-gen3-scif", "renesas,scif";