Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 113ff9c9 authored by Arvind Yadav's avatar Arvind Yadav Committed by Stephen Boyd
Browse files

clk: keystone: pll: Unmap region obtained by of_iomap 



Free memory mapping, if of_pll_div_clk_init is not successful.

Signed-off-by: default avatarArvind Yadav <arvind.yadav.cs@gmail.com>
Signed-off-by: default avatarStephen Boyd <sboyd@codeaurora.org>
parent 81ba3cc2

drivers/clk/keystone/pll.c

+7 −2
Original line number Diff line number Diff line
@@ -267,25 +267,30 @@ static void __init of_pll_div_clk_init(struct device_node *node) 
	parent_name = of_clk_get_parent_name(node, 0);

	if (!parent_name) {

		pr_err("%s: missing parent clock\n", __func__);

		iounmap(reg);

		return;

	}



	if (of_property_read_u32(node, "bit-shift", &shift)) {

		pr_err("%s: missing 'shift' property\n", __func__);

		iounmap(reg);

		return;

	}



	if (of_property_read_u32(node, "bit-mask", &mask)) {

		pr_err("%s: missing 'bit-mask' property\n", __func__);

		iounmap(reg);

		return;

	}



	clk = clk_register_divider(NULL, clk_name, parent_name, 0, reg, shift,

				 mask, 0, NULL);

	if (clk)

	if (clk) {

		of_clk_add_provider(node, of_clk_src_simple_get, clk);

	else

	} else {

		pr_err("%s: error registering divider %s\n", __func__, clk_name);

		iounmap(reg);

	}

}

CLK_OF_DECLARE(pll_divider_clock, "ti,keystone,pll-divider-clock", of_pll_div_clk_init);