Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 10284bfa authored by Bjorn Helgaas's avatar Bjorn Helgaas
Browse files

PCI: exynos: Name private struct pointer "exynos_pcie" consistently 



Most struct exynos_pcie pointers are already called "exynos_pcie".  Change
the rest of them to match.  No functional change intended.

Signed-off-by: default avatarBjorn Helgaas <bhelgaas@google.com>
parent 53e5bff1

drivers/pci/host/pci-exynos.c

+12 −12
Original line number Diff line number Diff line
@@ -102,34 +102,34 @@ struct exynos_pcie { 
#define PCIE_PHY_TRSV3_PD_TSV		(0x1 << 7)

#define PCIE_PHY_TRSV3_LVCC		0x31c



static void exynos_elb_writel(struct exynos_pcie *pcie, u32 val, u32 reg)

static void exynos_elb_writel(struct exynos_pcie *exynos_pcie, u32 val, u32 reg)

{

	writel(val, pcie->elbi_base + reg);

	writel(val, exynos_pcie->elbi_base + reg);

}



static u32 exynos_elb_readl(struct exynos_pcie *pcie, u32 reg)

static u32 exynos_elb_readl(struct exynos_pcie *exynos_pcie, u32 reg)

{

	return readl(pcie->elbi_base + reg);

	return readl(exynos_pcie->elbi_base + reg);

}



static void exynos_phy_writel(struct exynos_pcie *pcie, u32 val, u32 reg)

static void exynos_phy_writel(struct exynos_pcie *exynos_pcie, u32 val, u32 reg)

{

	writel(val, pcie->phy_base + reg);

	writel(val, exynos_pcie->phy_base + reg);

}



static u32 exynos_phy_readl(struct exynos_pcie *pcie, u32 reg)

static u32 exynos_phy_readl(struct exynos_pcie *exynos_pcie, u32 reg)

{

	return readl(pcie->phy_base + reg);

	return readl(exynos_pcie->phy_base + reg);

}



static void exynos_blk_writel(struct exynos_pcie *pcie, u32 val, u32 reg)

static void exynos_blk_writel(struct exynos_pcie *exynos_pcie, u32 val, u32 reg)

{

	writel(val, pcie->block_base + reg);

	writel(val, exynos_pcie->block_base + reg);

}



static u32 exynos_blk_readl(struct exynos_pcie *pcie, u32 reg)

static u32 exynos_blk_readl(struct exynos_pcie *exynos_pcie, u32 reg)

{

	return readl(pcie->block_base + reg);

	return readl(exynos_pcie->block_base + reg);

}



static void exynos_pcie_sideband_dbi_w_mode(struct pcie_port *pp, bool on)