Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 071b8de9 authored by Kamil Krawczyk's avatar Kamil Krawczyk Committed by Jeff Kirsher
Browse files

i40e: remove redundant AQ enable 



The admin queue length register is updated in
config_a<sq|rq>_regs functions.  We should not update it again,
as we will trigger firmware to init the AQ again. In this case
firmware will lose the information about the AQ Rx tail position
and will see Rx queue as full (no free desc for FW to use).

Signed-off-by: default avatarKamil Krawczyk <kamil.krawczyk@intel.com>
Signed-off-by: default avatarJesse Brandeburg <jesse.brandeburg@intel.com>
Tested-by: default avatarKavindya Deegala <kavindya.s.deegala@intel.com>
Signed-off-by: default avatarJeff Kirsher <jeffrey.t.kirsher@intel.com>
parent c354229f

drivers/net/ethernet/intel/i40e/i40e_adminq.c

+0 −6
Original line number Diff line number Diff line
@@ -957,20 +957,14 @@ i40e_status i40e_clean_arq_element(struct i40e_hw *hw, 


static void i40e_resume_aq(struct i40e_hw *hw)

{

	u32 reg = 0;



	/* Registers are reset after PF reset */

	hw->aq.asq.next_to_use = 0;

	hw->aq.asq.next_to_clean = 0;



	i40e_config_asq_regs(hw);

	reg = hw->aq.num_asq_entries | I40E_PF_ATQLEN_ATQENABLE_MASK;

	wr32(hw, hw->aq.asq.len, reg);



	hw->aq.arq.next_to_use = 0;

	hw->aq.arq.next_to_clean = 0;



	i40e_config_arq_regs(hw);

	reg = hw->aq.num_arq_entries | I40E_PF_ATQLEN_ATQENABLE_MASK;

	wr32(hw, hw->aq.arq.len, reg);

}