Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 02b63b42 authored by Vaibhav Jain's avatar Vaibhav Jain Committed by Michael Ellerman
Browse files

cxl: Remove function write_timebase_ctrl_psl9() for PSL9 



For PSL9 the contents of PSL_TB_CTLSTAT register have changed in PSL9
and all of the register is now readonly. Hence we don't need an sl_ops
implementation for 'write_timebase_ctrl' for to populate this register
for PSL9.

Hence this patch removes function write_timebase_ctrl_psl9() and its
references from the code.

Signed-off-by: default avatarVaibhav Jain <vaibhav@linux.vnet.ibm.com>
Acked-by: default avatarAndrew Donnellan <andrew.donnellan@au1.ibm.com>
Acked-by: default avatarFrederic Barrat <fbarrat@linux.vnet.ibm.com>
Signed-off-by: default avatarMichael Ellerman <mpe@ellerman.id.au>
parent 03ebb419

drivers/misc/cxl/pci.c

+2 −8
Original line number Diff line number Diff line
@@ -572,12 +572,6 @@ static int init_implementation_adapter_regs_xsl(struct cxl *adapter, struct pci_ 
/* For the PSL this is a multiple for 0 < n <= 7: */

#define PSL_2048_250MHZ_CYCLES 1



static void write_timebase_ctrl_psl9(struct cxl *adapter)

{

	cxl_p1_write(adapter, CXL_PSL9_TB_CTLSTAT,

		     TBSYNC_CNT(2 * PSL_2048_250MHZ_CYCLES));

}



static void write_timebase_ctrl_psl8(struct cxl *adapter)

{

	cxl_p1_write(adapter, CXL_PSL_TB_CTLSTAT,
@@ -639,6 +633,7 @@ static void cxl_setup_psl_timebase(struct cxl *adapter, struct pci_dev *dev) 
	 * Setup PSL Timebase Control and Status register

	 * with the recommended Timebase Sync Count value

	 */

	if (adapter->native->sl_ops->write_timebase_ctrl)

		adapter->native->sl_ops->write_timebase_ctrl(adapter);



	/* Enable PSL Timebase */
@@ -1805,7 +1800,6 @@ static const struct cxl_service_layer_ops psl9_ops = { 
	.psl_irq_dump_registers = cxl_native_irq_dump_regs_psl9,

	.err_irq_dump_registers = cxl_native_err_irq_dump_regs_psl9,

	.debugfs_stop_trace = cxl_stop_trace_psl9,

	.write_timebase_ctrl = write_timebase_ctrl_psl9,

	.timebase_read = timebase_read_psl9,

	.capi_mode = OPAL_PHB_CAPI_MODE_CAPI,

	.needs_reset_before_disable = true,