ARM: dts: msm: Add qrc node (00676561) · Commits · e / devices / android_kernel_oneplus_sm7250

bindings/misc/qcom,qrc.txt

0 → 100644

+13 −0

Original line number	Diff line number	Diff line
		Qualcomm Technologies, Inc. qrc driver

		Driver for QTI robotic controller.

		Required properties:

		compatible = "qcom,qrc-uart";

		Example:

		qrc: qcom,qrc_uart {
		compatible = "qcom,qrc-uart";
		};

+84 −0

Original line number	Diff line number	Diff line
		@@ -213,6 +213,89 @@
		};
		};

		qupv3_se13_4uart_pins: qupv3_se13_4uart_pins {
		qupv3_se13_default_cts:
		qupv3_se13_default_cts {
		mux {
		pins = "gpio36";
		function = "gpio";
		};

		config {
		pins = "gpio36";
		drive-strength = <2>;
		bias-disable;
		};
		};

		qupv3_se13_default_rtsrx:
		qupv3_se13_default_rtsrx {
		mux {
		pins = "gpio37", "gpio39";
		function = "gpio";
		};

		config {
		pins = "gpio37", "gpio39";
		drive-strength = <2>;
		bias-pull-down;
		};
		};

		qupv3_se13_default_tx:
		qupv3_se13_default_tx {
		mux {
		pins = "gpio38";
		function = "gpio";
		};

		config {
		pins = "gpio38";
		drive-strength = <2>;
		bias-pull-up;
		};
		};

		qupv3_se13_ctsrx: qupv3_se13_ctsrx {
		mux {
		pins = "gpio36", "gpio39";
		function = "qup13";
		};

		config {
		pins = "gpio36", "gpio39";
		drive-strength = <2>;
		bias-disable;
		};
		};

		qupv3_se13_rts: qupv3_se13_rts {
		mux {
		pins = "gpio37";
		function = "qup13";
		};

		config {
		pins = "gpio37";
		drive-strength = <2>;
		bias-pull-down;
		};
		};

		qupv3_se13_tx: qupv3_se13_tx {
		mux {
		pins = "gpio38";
		function = "qup13";
		};

		config {
		pins = "gpio38";
		drive-strength = <2>;
		bias-pull-up;
		};
		};
		};

		qupv3_se12_2uart_pins: qupv3_se12_2uart_pins {
		qupv3_se12_2uart_active: qupv3_se12_2uart_active {
		mux {
		@@ -241,6 +324,7 @@
		};
		};


		qupv3_se17_4uart_pins: qupv3_se17_4uart_pins {
		qupv3_se17_ctsrx: qupv3_se17_ctsrx {
		mux {

+21 −0

Original line number	Diff line number	Diff line
		@@ -485,6 +485,27 @@
		qcom,change-sampling-rate;
		status = "disabled";
		};
		qupv3_se13_4uart: qcom,qup_uart@a94000 {
		compatible = "qcom,msm-geni-serial-hs";
		reg = <0xa94000 0x4000>;
		reg-names = "se_phys";
		clock-names = "se-clk", "m-ahb", "s-ahb";
		clocks = <&clock_gcc GCC_QUPV3_WRAP1_S5_CLK>,
		<&clock_gcc GCC_QUPV3_WRAP_1_M_AHB_CLK>,
		<&clock_gcc GCC_QUPV3_WRAP_1_S_AHB_CLK>;
		pinctrl-names = "default", "active", "sleep";
		pinctrl-0 = <&qupv3_se13_default_cts>,
		<&qupv3_se13_default_rtsrx>, <&qupv3_se13_default_tx>;
		pinctrl-1 = <&qupv3_se13_ctsrx>, <&qupv3_se13_rts>,
		<&qupv3_se13_tx>;
		pinctrl-2 = <&qupv3_se13_ctsrx>, <&qupv3_se13_rts>,
		<&qupv3_se13_tx>;
		interrupts-extended = <&intc GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>,
		<&tlmm 39 0>;
		status = "disabled";
		qcom,wakeup-byte = <0xFD>;
		qcom,wrapper-core = <&qupv3_1>;
		};

		/* I2C */
		qupv3_se8_i2c: i2c@a80000 {

+8 −0

Original line number	Diff line number	Diff line
		@@ -14,6 +14,14 @@
		status = "ok";
		};

		&qupv3_se13_4uart {
		status = "ok";
		qrc:qrc@100 {
		compatible = "qcom,qrc-uart";
		status = "ok";
		};
		};

		&pm8150l_gpios {
		lt9611_rst_pin_out {
		lt9611_rst_pin_out_default: lt9611_rst_pin_out_default {