Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit fd2a9f18 authored by Matthias Brugger's avatar Matthias Brugger
Browse files

dt-bindings: clock: mediatek: add support for MT7623



This patch adds bindings for apmixedsys, audsys, bpsys, ethsys,
hifsys, imgsys, infracfg, mmsys, pericfg, topckgen and vdecsys
for MT6723.

Signed-off-by: default avatarMatthias Brugger <matthias.bgg@gmail.com>
parent 5646a2f6
Loading
Loading
Loading
Loading
+1 −0
Original line number Diff line number Diff line
@@ -10,6 +10,7 @@ Required Properties:
	- "mediatek,mt2712-apmixedsys", "syscon"
	- "mediatek,mt6797-apmixedsys"
	- "mediatek,mt7622-apmixedsys"
	- "mediatek,mt7623-apmixedsys", "mediatek,mt2701-apmixedsys"
	- "mediatek,mt8135-apmixedsys"
	- "mediatek,mt8173-apmixedsys"
- #clock-cells: Must be 1
+1 −0
Original line number Diff line number Diff line
@@ -8,6 +8,7 @@ Required Properties:
- compatible: Should be one of:
	- "mediatek,mt2701-audsys", "syscon"
	- "mediatek,mt7622-audsys", "syscon"
	- "mediatek,mt7623-audsys", "mediatek,mt2701-audsys", "syscon"
- #clock-cells: Must be 1

The AUDSYS controller uses the common clk binding from
+1 −0
Original line number Diff line number Diff line
@@ -8,6 +8,7 @@ Required Properties:
- compatible: Should be:
	- "mediatek,mt2701-bdpsys", "syscon"
	- "mediatek,mt2712-bdpsys", "syscon"
	- "mediatek,mt7623-bdpsys", "mediatek,mt2701-bdpsys", "syscon"
- #clock-cells: Must be 1

The bdpsys controller uses the common clk binding from
+1 −0
Original line number Diff line number Diff line
@@ -8,6 +8,7 @@ Required Properties:
- compatible: Should be:
	- "mediatek,mt2701-ethsys", "syscon"
	- "mediatek,mt7622-ethsys", "syscon"
	- "mediatek,mt7623-ethsys", "mediatek,mt2701-ethsys", "syscon"
- #clock-cells: Must be 1
- #reset-cells: Must be 1

+1 −0
Original line number Diff line number Diff line
@@ -9,6 +9,7 @@ Required Properties:
- compatible: Should be:
	- "mediatek,mt2701-hifsys", "syscon"
	- "mediatek,mt7622-hifsys", "syscon"
	- "mediatek,mt7623-hifsys", "mediatek,mt2701-hifsys", "syscon"
- #clock-cells: Must be 1

The hifsys controller uses the common clk binding from
Loading