Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit fc13d710 authored by Yannick Fertré's avatar Yannick Fertré Committed by Thierry Reding
Browse files

drm/panel: otm8009a: Set clock to 29.70 Mhz 



The panel does not support clock frequency over 30.74 MHz. The clock
rate has been reduced to 29.70 MHz & new timings have been computed to
get a framerate of 50 fps.

Signed-off-by: default avatarYannick Fertré <yannick.fertre@st.com>
Reviewed-by: default avatarPhilippe Cornu <philippe.cornu@st.com>
Tested-by: default avatarPhilippe Cornu <philippe.cornu@st.com>
Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
Link: https://patchwork.freedesktop.org/patch/msgid/1553155646-13636-1-git-send-email-yannick.fertre@st.com
parent 135281df

drivers/gpu/drm/panel/panel-orisetech-otm8009a.c

+7 −7
Original line number Diff line number Diff line
@@ -67,15 +67,15 @@ struct otm8009a { 
};



static const struct drm_display_mode default_mode = {

	.clock = 32729,

	.clock = 29700,

	.hdisplay = 480,

	.hsync_start = 480 + 120,

	.hsync_end = 480 + 120 + 63,

	.htotal = 480 + 120 + 63 + 120,

	.hsync_start = 480 + 98,

	.hsync_end = 480 + 98 + 32,

	.htotal = 480 + 98 + 32 + 98,

	.vdisplay = 800,

	.vsync_start = 800 + 12,

	.vsync_end = 800 + 12 + 12,

	.vtotal = 800 + 12 + 12 + 12,

	.vsync_start = 800 + 15,

	.vsync_end = 800 + 15 + 10,

	.vtotal = 800 + 15 + 10 + 14,

	.vrefresh = 50,

	.flags = 0,

	.width_mm = 52,