Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit fb743d49 authored by qctecmdr's avatar qctecmdr Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: Enable pil nodes for scuba"

parents ebe613c2 c90692d9

qcom/scuba-iot.dtsi

+97 −1
Original line number Diff line number Diff line 
#include <dt-bindings/interrupt-controller/arm-gic.h>

#include <dt-bindings/gpio/gpio.h>

#include <dt-bindings/spmi/spmi.h>

#include <dt-bindings/regulator/qcom,rpmh-regulator-levels.h>



/ {

	model = "Qualcomm Technologies, Inc. SCUBA";
@@ -495,7 +496,6 @@ 
		qcom,pet-time = <9360>;

		qcom,ipi-ping;

		qcom,wakeup-enable;

		status = "disabled";

	};



dcc: dcc_v2@1be2000 {
@@ -661,6 +661,102 @@ dcc: dcc_v2@1be2000 { 


	};



	pil_scm_pas {

		compatible = "qcom,pil-tz-scm-pas";

		interconnects = <&clk_virt MASTER_CRYPTO_CORE0 &bimc SLAVE_EBI_CH0>;

	};



	qcom,lpass@ab00000 {

		compatible = "qcom,pil-tz-generic";

		reg = <0xab00000 0x00100>;



		clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>;

		clock-names = "xo";

		qcom,proxy-clock-names = "xo";



		vdd_lpi_cx-supply = <&VDD_LPI_CX_LEVEL>;

		qcom,vdd_lpi_cx-uV-uA = <RPMH_REGULATOR_LEVEL_TURBO 0>;

		vdd_lpi_mx-supply = <&VDD_LPI_MX_LEVEL>;

		qcom,vdd_lpi_mx-uV-uA = <RPMH_REGULATOR_LEVEL_TURBO 0>;

		qcom,proxy-reg-names = "vdd_lpi_cx", "vdd_lpi_mx";



		qcom,firmware-name = "adsp";

		memory-region = <&pil_adsp_mem>;

		qcom,proxy-timeout-ms = <10000>;

		qcom,sysmon-id = <1>;

		qcom,minidump-id = <5>;

		qcom,ssctl-instance-id = <0x14>;

		qcom,pas-id = <1>;

		qcom,smem-id = <423>;

		qcom,complete-ramdump;

		qcom,minidump-as-elf32;



		/* Inputs from lpass */

		interrupts-extended = <&intc 0 282 IRQ_TYPE_LEVEL_HIGH>,

			<&adsp_smp2p_in 0 0>,

			<&adsp_smp2p_in 2 0>,

			<&adsp_smp2p_in 1 0>,

			<&adsp_smp2p_in 3 0>;



		interrupt-names = "qcom,wdog",

			"qcom,err-fatal",

			"qcom,proxy-unvote",

			"qcom,err-ready",

			"qcom,stop-ack";



		/* Outputs to lpass */

		qcom,smem-states = <&adsp_smp2p_out 0>;

		qcom,smem-state-names = "qcom,force-stop";

	};



	pil_modem: qcom,mss@6080000 {

		compatible = "qcom,pil-tz-generic";

		reg = <0x6080000 0x100>;



		clocks =  <&rpmcc RPM_SMD_XO_CLK_SRC>;

		clock-names = "xo";

		qcom,proxy-clock-names = "xo";



		vdd_cx-supply = <&VDD_CX_LEVEL>;

		qcom,vdd_cx-uV-uA = <RPMH_REGULATOR_LEVEL_TURBO 100000>;

		qcom,proxy-reg-names = "vdd_cx";



		qcom,firmware-name = "modem";

		memory-region = <&pil_modem_mem>;

		qcom,proxy-timeout-ms = <10000>;

		qcom,sysmon-id = <0>;

		qcom,ssctl-instance-id = <0x12>;

		qcom,pas-id = <4>;

		qcom,smem-id = <421>;

		qcom,minidump-id = <3>;

		qcom,aux-minidump-ids = <4>;

		qcom,complete-ramdump;

		qcom,sequential-fw-load;



		/* Inputs from mss */

		interrupts-extended = <&intc 0 307 1>,

			<&modem_smp2p_in 0 0>,

			<&modem_smp2p_in 2 0>,

			<&modem_smp2p_in 1 0>,

			<&modem_smp2p_in 3 0>,

			<&modem_smp2p_in 7 0>;



		interrupt-names = "qcom,wdog",

			"qcom,err-fatal",

			"qcom,proxy-unvote",

			"qcom,err-ready",

			"qcom,stop-ack",

			"qcom,shutdown-ack";



		/* Outputs to mss */

		qcom,smem-states = <&modem_smp2p_out 0>;

		qcom,smem-state-names = "qcom,force-stop";

	};



	qcom_scm: qcomscm {

		compatible = "qcom,scm";

	};



	qcom,glink {

		compatible = "qcom,glink";

		#address-cells = <1>;