Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit fae0a4df authored by Andi Kleen's avatar Andi Kleen Committed by Arnaldo Carvalho de Melo
Browse files

perf vendor events intel: Update BroadwellDE events to V7 



Signed-off-by: default avatarAndi Kleen <ak@linux.intel.com>
Link: https://lkml.kernel.org/r/20180118234518.GA27753@tassilo.jf.intel.com


Signed-off-by: default avatarArnaldo Carvalho de Melo <acme@redhat.com>
parent 1716021e

tools/perf/pmu-events/arch/x86/broadwellde/cache.json

+212 −177

File changed.

Preview size limit exceeded, changes collapsed.

tools/perf/pmu-events/arch/x86/broadwellde/floating-point.json

+51 −57
Original line number Diff line number Diff line
@@ -6,7 +6,7 @@ 
        "Counter": "0,1,2,3",

        "EventName": "OTHER_ASSISTS.AVX_TO_SSE",

        "Errata": "BDM30",

        "PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts the number of transitions from AVX-256 to legacy SSE when penalty is applicable.",

        "PublicDescription": "This event counts the number of transitions from AVX-256 to legacy SSE when penalty is applicable.",

        "SampleAfterValue": "100003",

        "CounterHTOff": "0,1,2,3,4,5,6,7"

    },
@@ -17,7 +17,7 @@ 
        "Counter": "0,1,2,3",

        "EventName": "OTHER_ASSISTS.SSE_TO_AVX",

        "Errata": "BDM30",

        "PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts the number of transitions from legacy SSE to AVX-256 when penalty is applicable.",

        "PublicDescription": "This event counts the number of transitions from legacy SSE to AVX-256 when penalty is applicable.",

        "SampleAfterValue": "100003",

        "CounterHTOff": "0,1,2,3,4,5,6,7"

    },
@@ -25,7 +25,6 @@ 
        "EventCode": "0xC7",

        "UMask": "0x1",

        "BriefDescription": "Number of SSE/AVX computational scalar double precision floating-point instructions retired.  Each count represents 1 computation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",

        "PEBS": "1",

        "Counter": "0,1,2,3",

        "EventName": "FP_ARITH_INST_RETIRED.SCALAR_DOUBLE",

        "SampleAfterValue": "2000003",
@@ -35,17 +34,24 @@ 
        "EventCode": "0xC7",

        "UMask": "0x2",

        "BriefDescription": "Number of SSE/AVX computational scalar single precision floating-point instructions retired.  Each count represents 1 computation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",

        "PEBS": "1",

        "Counter": "0,1,2,3",

        "EventName": "FP_ARITH_INST_RETIRED.SCALAR_SINGLE",

        "SampleAfterValue": "2000003",

        "CounterHTOff": "0,1,2,3"

    },

    {

        "EventCode": "0xC7",

        "UMask": "0x3",

        "BriefDescription": "Number of SSE/AVX computational scalar floating-point instructions retired. Applies to SSE* and AVX* scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RSQRT RCP SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",

        "Counter": "0,1,2,3",

        "EventName": "FP_ARITH_INST_RETIRED.SCALAR",

        "SampleAfterValue": "2000003",

        "CounterHTOff": "0,1,2,3"

    },

    {

        "EventCode": "0xC7",

        "UMask": "0x4",

        "BriefDescription": "Number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired.  Each count represents 2 computations. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",

        "PEBS": "1",

        "Counter": "0,1,2,3",

        "EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE",

        "SampleAfterValue": "2000003",
@@ -55,7 +61,6 @@ 
        "EventCode": "0xC7",

        "UMask": "0x8",

        "BriefDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired.  Each count represents 4 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",

        "PEBS": "1",

        "Counter": "0,1,2,3",

        "EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE",

        "SampleAfterValue": "2000003",
@@ -65,19 +70,54 @@ 
        "EventCode": "0xC7",

        "UMask": "0x10",

        "BriefDescription": "Number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired.  Each count represents 4 computations. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",

        "PEBS": "1",

        "Counter": "0,1,2,3",

        "EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE",

        "SampleAfterValue": "2000003",

        "CounterHTOff": "0,1,2,3"

    },

    {

        "EventCode": "0xC7",

        "UMask": "0x15",

        "BriefDescription": "Number of SSE/AVX computational double precision floating-point instructions retired. Applies to SSE* and AVX*scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.  ?.",

        "Counter": "0,1,2,3",

        "EventName": "FP_ARITH_INST_RETIRED.DOUBLE",

        "SampleAfterValue": "2000006",

        "CounterHTOff": "0,1,2,3"

    },

    {

        "EventCode": "0xc7",

        "UMask": "0x20",

        "BriefDescription": "Number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired.  Each count represents 8 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",

        "Counter": "0,1,2,3",

        "EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE",

        "SampleAfterValue": "2000003",

        "CounterHTOff": "0,1,2,3"

    },

    {

        "EventCode": "0xC7",

        "UMask": "0x2a",

        "BriefDescription": "Number of SSE/AVX computational single precision floating-point instructions retired. Applies to SSE* and AVX*scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element. ?.",

        "Counter": "0,1,2,3",

        "EventName": "FP_ARITH_INST_RETIRED.SINGLE",

        "SampleAfterValue": "2000005",

        "CounterHTOff": "0,1,2,3"

    },

    {

        "EventCode": "0xC7",

        "UMask": "0x3c",

        "BriefDescription": "Number of SSE/AVX computational packed floating-point instructions retired. Applies to SSE* and AVX*, packed, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RSQRT RCP SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",

        "Counter": "0,1,2,3",

        "EventName": "FP_ARITH_INST_RETIRED.PACKED",

        "SampleAfterValue": "2000004",

        "CounterHTOff": "0,1,2,3"

    },

    {

        "EventCode": "0xCA",

        "UMask": "0x2",

        "BriefDescription": "Number of X87 assists due to output value.",

        "Counter": "0,1,2,3",

        "EventName": "FP_ASSIST.X87_OUTPUT",

        "PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts the number of x87 floating point (FP) micro-code assist (numeric overflow/underflow, inexact result) when the output value (destination register) is invalid.",

        "PublicDescription": "This event counts the number of x87 floating point (FP) micro-code assist (numeric overflow/underflow, inexact result) when the output value (destination register) is invalid.",

        "SampleAfterValue": "100003",

        "CounterHTOff": "0,1,2,3,4,5,6,7"

    },
@@ -87,7 +127,7 @@ 
        "BriefDescription": "Number of X87 assists due to input value.",

        "Counter": "0,1,2,3",

        "EventName": "FP_ASSIST.X87_INPUT",

        "PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts x87 floating point (FP) micro-code assist (invalid operation, denormal operand, SNaN operand) when the input value (one of the source operands to an FP instruction) is invalid.",

        "PublicDescription": "This event counts x87 floating point (FP) micro-code assist (invalid operation, denormal operand, SNaN operand) when the input value (one of the source operands to an FP instruction) is invalid.",

        "SampleAfterValue": "100003",

        "CounterHTOff": "0,1,2,3,4,5,6,7"

    },
@@ -97,7 +137,7 @@ 
        "BriefDescription": "Number of SIMD FP assists due to Output values",

        "Counter": "0,1,2,3",

        "EventName": "FP_ASSIST.SIMD_OUTPUT",

        "PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts the number of SSE* floating point (FP) micro-code assist (numeric overflow/underflow) when the output value (destination register) is invalid. Counting covers only cases involving penalties that require micro-code assist intervention.",

        "PublicDescription": "This event counts the number of SSE* floating point (FP) micro-code assist (numeric overflow/underflow) when the output value (destination register) is invalid. Counting covers only cases involving penalties that require micro-code assist intervention.",

        "SampleAfterValue": "100003",

        "CounterHTOff": "0,1,2,3,4,5,6,7"

    },
@@ -107,7 +147,7 @@ 
        "BriefDescription": "Number of SIMD FP assists due to input values",

        "Counter": "0,1,2,3",

        "EventName": "FP_ASSIST.SIMD_INPUT",

        "PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts any input SSE* FP assist - invalid operation, denormal operand, dividing by zero, SNaN operand. Counting includes only cases involving penalties that required micro-code assist intervention.",

        "PublicDescription": "This event counts any input SSE* FP assist - invalid operation, denormal operand, dividing by zero, SNaN operand. Counting includes only cases involving penalties that required micro-code assist intervention.",

        "SampleAfterValue": "100003",

        "CounterHTOff": "0,1,2,3,4,5,6,7"

    },
@@ -121,51 +161,5 @@ 
        "PublicDescription": "This event counts cycles with any input and output SSE or x87 FP assist. If an input and output assist are detected on the same cycle the event increments by 1.",

        "SampleAfterValue": "100003",

        "CounterHTOff": "0,1,2,3"

    },

    {

        "EventCode": "0xc7",

        "UMask": "0x20",

        "BriefDescription": "Number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired.  Each count represents 8 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",

        "PEBS": "1",

        "Counter": "0,1,2,3",

        "EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE",

        "SampleAfterValue": "2000003",

        "CounterHTOff": "0,1,2,3"

    },

    {

        "EventCode": "0xC7",

        "UMask": "0x3",

        "BriefDescription": "Number of SSE/AVX computational scalar floating-point instructions retired. Applies to SSE* and AVX* scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RSQRT RCP SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",

        "Counter": "0,1,2,3",

        "EventName": "FP_ARITH_INST_RETIRED.SCALAR",

        "SampleAfterValue": "2000003",

        "CounterHTOff": "0,1,2,3"

    },

    {

        "EventCode": "0xC7",

        "UMask": "0x3c",

        "BriefDescription": "Number of SSE/AVX computational packed floating-point instructions retired. Applies to SSE* and AVX*, packed, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RSQRT RCP SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",

        "Counter": "0,1,2,3",

        "EventName": "FP_ARITH_INST_RETIRED.PACKED",

        "SampleAfterValue": "2000004",

        "CounterHTOff": "0,1,2,3"

    },

    {

        "EventCode": "0xC7",

        "UMask": "0x2a",

        "BriefDescription": "Number of SSE/AVX computational single precision floating-point instructions retired. Applies to SSE* and AVX*scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element. ?.",

        "Counter": "0,1,2,3",

        "EventName": "FP_ARITH_INST_RETIRED.SINGLE",

        "SampleAfterValue": "2000005",

        "CounterHTOff": "0,1,2,3"

    },

    {

        "EventCode": "0xC7",

        "UMask": "0x15",

        "BriefDescription": "Number of SSE/AVX computational double precision floating-point instructions retired. Applies to SSE* and AVX*scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.  ?.",

        "Counter": "0,1,2,3",

        "EventName": "FP_ARITH_INST_RETIRED.DOUBLE",

        "SampleAfterValue": "2000006",

        "CounterHTOff": "0,1,2,3"

    }

]
 
 No newline at end of file

tools/perf/pmu-events/arch/x86/broadwellde/frontend.json

+69 −69

File changed.

Preview size limit exceeded, changes collapsed.

tools/perf/pmu-events/arch/x86/broadwellde/memory.json

+4 −5
Original line number Diff line number Diff line
@@ -95,7 +95,6 @@ 
        "BriefDescription": "Counts the number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution, it may not always cause a transactional abort.",

        "Counter": "0,1,2,3",

        "EventName": "TX_EXEC.MISC1",

        "PublicDescription": "Unfriendly TSX abort triggered by  a flowmarker.",

        "SampleAfterValue": "2000003",

        "CounterHTOff": "0,1,2,3,4,5,6,7"

    },
@@ -171,11 +170,11 @@ 
    {

        "EventCode": "0xc8",

        "UMask": "0x4",

        "BriefDescription": "Number of times HLE abort was triggered",

        "BriefDescription": "Number of times HLE abort was triggered (PEBS)",

        "PEBS": "1",

        "Counter": "0,1,2,3",

        "EventName": "HLE_RETIRED.ABORTED",

        "PublicDescription": "Number of times HLE abort was triggered.",

        "PublicDescription": "Number of times HLE abort was triggered (PEBS).",

        "SampleAfterValue": "2000003",

        "CounterHTOff": "0,1,2,3,4,5,6,7"

    },
@@ -252,11 +251,11 @@ 
    {

        "EventCode": "0xc9",

        "UMask": "0x4",

        "BriefDescription": "Number of times RTM abort was triggered",

        "BriefDescription": "Number of times RTM abort was triggered (PEBS)",

        "PEBS": "1",

        "Counter": "0,1,2,3",

        "EventName": "RTM_RETIRED.ABORTED",

        "PublicDescription": "Number of times RTM abort was triggered .",

        "PublicDescription": "Number of times RTM abort was triggered (PEBS).",

        "SampleAfterValue": "2000003",

        "CounterHTOff": "0,1,2,3"

    },

tools/perf/pmu-events/arch/x86/broadwellde/other.json

+10 −10
Original line number Diff line number Diff line
@@ -9,16 +9,6 @@ 
        "SampleAfterValue": "2000003",

        "CounterHTOff": "0,1,2,3,4,5,6,7"

    },

    {

        "EventCode": "0x5C",

        "UMask": "0x2",

        "BriefDescription": "Unhalted core cycles when thread is in rings 1, 2, or 3",

        "Counter": "0,1,2,3",

        "EventName": "CPL_CYCLES.RING123",

        "PublicDescription": "This event counts unhalted core cycles during which the thread is in rings 1, 2, or 3.",

        "SampleAfterValue": "2000003",

        "CounterHTOff": "0,1,2,3,4,5,6,7"

    },

    {

        "EdgeDetect": "1",

        "EventCode": "0x5C",
@@ -31,6 +21,16 @@ 
        "SampleAfterValue": "100007",

        "CounterHTOff": "0,1,2,3,4,5,6,7"

    },

    {

        "EventCode": "0x5C",

        "UMask": "0x2",

        "BriefDescription": "Unhalted core cycles when thread is in rings 1, 2, or 3",

        "Counter": "0,1,2,3",

        "EventName": "CPL_CYCLES.RING123",

        "PublicDescription": "This event counts unhalted core cycles during which the thread is in rings 1, 2, or 3.",

        "SampleAfterValue": "2000003",

        "CounterHTOff": "0,1,2,3,4,5,6,7"

    },

    {

        "EventCode": "0x63",

        "UMask": "0x1",