Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f95e6ca6 authored by Neil Armstrong's avatar Neil Armstrong
Browse files

dt-bindings: clk: meson-gxbb: Add Video clock bindings 



Add the video clock bindings covering all the video graphics pipeline
and the HDMI controller.

Signed-off-by: default avatarNeil Armstrong <narmstrong@baylibre.com>
Acked-by: default avatarJerome Brunet <jbrunet@baylibre.com>
Link: http://lkml.kernel.org/r/1541516257-16157-4-git-send-email-narmstrong@baylibre.com
parent 0058502f

drivers/clk/meson/gxbb.h

+24 −2
Original line number Diff line number Diff line
@@ -165,8 +165,30 @@ 
#define CLKID_HDMI_PLL_OD2	  163

#define CLKID_SYS_PLL_DCO	  164

#define CLKID_GP0_PLL_DCO	  165



#define NR_CLKS			  166

#define CLKID_VID_PLL_SEL	  167

#define CLKID_VID_PLL_DIV	  168

#define CLKID_VCLK_SEL		  169

#define CLKID_VCLK2_SEL		  170

#define CLKID_VCLK_INPUT	  171

#define CLKID_VCLK2_INPUT	  172

#define CLKID_VCLK_DIV		  173

#define CLKID_VCLK2_DIV		  174

#define CLKID_VCLK_DIV2_EN	  177

#define CLKID_VCLK_DIV4_EN	  178

#define CLKID_VCLK_DIV6_EN	  179

#define CLKID_VCLK_DIV12_EN	  180

#define CLKID_VCLK2_DIV2_EN	  181

#define CLKID_VCLK2_DIV4_EN	  182

#define CLKID_VCLK2_DIV6_EN	  183

#define CLKID_VCLK2_DIV12_EN	  184

#define CLKID_CTS_ENCI_SEL	  195

#define CLKID_CTS_ENCP_SEL	  196

#define CLKID_CTS_VDAC_SEL	  197

#define CLKID_HDMI_TX_SEL	  198

#define CLKID_HDMI_SEL		  203

#define CLKID_HDMI_DIV		  204



#define NR_CLKS			  206



/* include the CLKIDs that have been made part of the DT binding */

#include <dt-bindings/clock/gxbb-clkc.h>

include/dt-bindings/clock/gxbb-clkc.h

+18 −0
Original line number Diff line number Diff line
@@ -128,5 +128,23 @@ 
#define CLKID_VDEC_1		153

#define CLKID_VDEC_HEVC		156

#define CLKID_GEN_CLK		159

#define CLKID_VID_PLL		166

#define CLKID_VCLK		175

#define CLKID_VCLK2		176

#define CLKID_VCLK_DIV1		185

#define CLKID_VCLK_DIV2		186

#define CLKID_VCLK_DIV4		187

#define CLKID_VCLK_DIV6		188

#define CLKID_VCLK_DIV12	189

#define CLKID_VCLK2_DIV1	190

#define CLKID_VCLK2_DIV2	191

#define CLKID_VCLK2_DIV4	192

#define CLKID_VCLK2_DIV6	193

#define CLKID_VCLK2_DIV12	194

#define CLKID_CTS_ENCI		199

#define CLKID_CTS_ENCP		200

#define CLKID_CTS_VDAC		201

#define CLKID_HDMI_TX		202

#define CLKID_HDMI		205



#endif /* __GXBB_CLKC_H */