Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f3419158 authored by Jesse Barnes's avatar Jesse Barnes Committed by Daniel Vetter
Browse files

drm/i915: add bunit read/write routines 



For modifying self-refresh exit latency.

Reviewed-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
Signed-off-by: default avatarJesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent c77ba21d

drivers/gpu/drm/i915/i915_drv.h

+2 −0
Original line number Diff line number Diff line
@@ -2400,6 +2400,8 @@ u32 vlv_cck_read(struct drm_i915_private *dev_priv, u32 reg); 
void vlv_cck_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);

u32 vlv_ccu_read(struct drm_i915_private *dev_priv, u32 reg);

void vlv_ccu_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);

u32 vlv_bunit_read(struct drm_i915_private *dev_priv, u32 reg);

void vlv_bunit_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);

u32 vlv_gps_core_read(struct drm_i915_private *dev_priv, u32 reg);

void vlv_gps_core_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);

u32 vlv_dpio_read(struct drm_i915_private *dev_priv, enum pipe pipe, int reg);

drivers/gpu/drm/i915/i915_reg.h

+1 −0
Original line number Diff line number Diff line
@@ -349,6 +349,7 @@ 
#define   IOSF_BYTE_ENABLES_SHIFT		4

#define   IOSF_BAR_SHIFT			1

#define   IOSF_SB_BUSY				(1<<0)

#define   IOSF_PORT_BUNIT			0x3

#define   IOSF_PORT_PUNIT			0x4

#define   IOSF_PORT_NC				0x11

#define   IOSF_PORT_DPIO			0x12

drivers/gpu/drm/i915/intel_sideband.c

+16 −0
Original line number Diff line number Diff line
@@ -90,6 +90,22 @@ void vlv_punit_write(struct drm_i915_private *dev_priv, u8 addr, u32 val) 
	mutex_unlock(&dev_priv->dpio_lock);

}



u32 vlv_bunit_read(struct drm_i915_private *dev_priv, u32 reg)

{

	u32 val = 0;



	vlv_sideband_rw(dev_priv, PCI_DEVFN(2, 0), IOSF_PORT_BUNIT,

			PUNIT_OPCODE_REG_READ, reg, &val);



	return val;

}



void vlv_bunit_write(struct drm_i915_private *dev_priv, u32 reg, u32 val)

{

	vlv_sideband_rw(dev_priv, PCI_DEVFN(2, 0), IOSF_PORT_BUNIT,

			PUNIT_OPCODE_REG_WRITE, reg, &val);

}



u32 vlv_nc_read(struct drm_i915_private *dev_priv, u8 addr)

{

	u32 val = 0;