Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ee580336 authored by Veera Vegivada's avatar Veera Vegivada
Browse files

ARM: dts: msm: Add support for glink for SDMSHRIKE 

Add glink and its dependent device tree node to support
SDMSHRIKE for automotive platforms.

Change-Id: Ib259938079713c19521edf00eb7c612c61ced57b
parent 92f7eaa3

qcom/sa8195-smp2p.dtsi

0 → 100644
+84 −0
Original line number Diff line number Diff line 
#include <dt-bindings/interrupt-controller/arm-gic.h>



&soc {



	qcom,smp2p-modem {

		compatible = "qcom,smp2p";

		qcom,smem = <435>, <428>;

		interrupts = <GIC_SPI 451 IRQ_TYPE_EDGE_RISING>;

		qcom,ipc = <&apcs 0 14>;

		qcom,local-pid = <0>;

		qcom,remote-pid = <1>;



		modem_smp2p_out: master-kernel {

			qcom,entry-name = "master-kernel";

			#qcom,smem-state-cells = <1>;

		};



		modem_smp2p_in: slave-kernel {

			qcom,entry-name = "slave-kernel";

			interrupt-controller;

			#interrupt-cells = <2>;

		};

	};



	qcom,smp2p-adsp {

		compatible = "qcom,smp2p";

		qcom,smem = <443>, <429>;

		interrupts = <GIC_SPI 158 IRQ_TYPE_EDGE_RISING>;

		qcom,ipc = <&apcs 0 10>;

		qcom,local-pid = <0>;

		qcom,remote-pid = <2>;



		adsp_smp2p_out: master-kernel {

			qcom,entry-name = "master-kernel";

			#qcom,smem-state-cells = <1>;

		};



		adsp_smp2p_in: slave-kernel {

			qcom,entry-name = "slave-kernel";

			interrupt-controller;

			#interrupt-cells = <2>;

		};

	};



	qcom,smp2p-dsps {

		compatible = "qcom,smp2p";

		qcom,smem = <481>, <430>;

		interrupts = <GIC_SPI 172 IRQ_TYPE_EDGE_RISING>;

		qcom,ipc = <&apcs 0 26>;

		qcom,local-pid = <0>;

		qcom,remote-pid = <3>;



		dsps_smp2p_out: master-kernel {

			qcom,entry-name = "master-kernel";

			#qcom,smem-state-cells = <1>;

		};



		dsps_smp2p_in: slave-kernel {

			qcom,entry-name = "slave-kernel";

			interrupt-controller;

			#interrupt-cells = <2>;

		};

	};



	qcom,smp2p-cdsp {

		compatible = "qcom,smp2p";

		qcom,smem = <94>, <432>;

		interrupts = <GIC_SPI 576 IRQ_TYPE_EDGE_RISING>;

		qcom,ipc = <&apcs 0 6>;

		qcom,local-pid = <0>;

		qcom,remote-pid = <5>;



		cdsp_smp2p_out: master-kernel {

			qcom,entry-name = "master-kernel";

			#qcom,smem-state-cells = <1>;

		};



		cdsp_smp2p_in: slave-kernel {

			qcom,entry-name = "slave-kernel";

			interrupt-controller;

			#interrupt-cells = <2>;

		};

	};

};

qcom/sdmshrike.dtsi

+293 −0
Original line number Diff line number Diff line
@@ -763,6 +763,298 @@ 
		qcom,bcm-voters = <&apps_bcm_voter>;

	};



	qmp_aop: qcom,qmp-aop@c300000 {

		compatible = "qcom,qmp-mbox";

		reg = <0xc300000 0x1000>, <0x17c0000C 0x4>;

		reg-names = "msgram", "irq-reg-base";

		qcom,irq-mask = <0x1>;

		interrupts = <GIC_SPI 389 IRQ_TYPE_EDGE_RISING>;



		label = "aop";

		qcom,early-boot;

		priority = <0>;

		mbox-desc-offset = <0x0>;

		#mbox-cells = <1>;

	};



	tcsr_mutex_block: syscon@1f40000 {

		compatible = "syscon";

		reg = <0x1f40000 0x20000>;

	};



	tcsr_mutex: hwlock@1f40000 {

		compatible = "qcom,tcsr-mutex";

		syscon = <&tcsr_mutex_block 0 0x1000>;

		#hwlock-cells = <1>;

	};



	smem: qcom,smem@8600000 {

		compatible = "qcom,smem";

		memory-region = <&smem_region>;

		hwlocks = <&tcsr_mutex 3>;

	};



	apcs: syscon@17c0000c {

		compatible = "syscon";

		reg = <0x17c0000c 0x4>;

	};



	apss_shared: mailbox@17c00000 {

		compatible = "qcom,sm8150-apss-shared";

		reg = <0x17c00000 0x1000>;



		#mbox-cells = <1>;

	};



	sp_scsr: mailbox@188501c {

		compatible = "qcom,sm8150-spcs-global";

		reg = <0x188501c 0x4>;



		#mbox-cells = <1>;

	};



	sp_scsr_block: syscon@1880000 {

		compatible = "syscon";

		reg = <0x1880000 0x10000>;

	};



	intsp: qcom,qsee_irq {

		compatible = "qcom,sm8150-qsee-irq";



		syscon = <&sp_scsr_block>;

		interrupts = <0 348 IRQ_TYPE_LEVEL_HIGH>,

			     <0 349 IRQ_TYPE_LEVEL_HIGH>;



		interrupt-names = "sp_ipc0",

				  "sp_ipc1";



		interrupt-controller;

		#interrupt-cells = <3>;

	};



	qcom,qsee_irq_bridge {

		compatible = "qcom,qsee-ipc-irq-bridge";



		qcom,qsee-ipc-irq-spss {

			qcom,dev-name = "qsee_ipc_irq_spss";

			label = "spss";

			interrupt-parent = <&intsp>;

			interrupts = <1 0 IRQ_TYPE_LEVEL_HIGH>;

		};

	};



	qcom,glink {

		compatible = "qcom,glink";

		#address-cells = <1>;

		#size-cells = <1>;

		ranges;



		glink_modem: modem {

			qcom,remote-pid = <1>;

			transport = "smem";

			mboxes = <&apss_shared 12>;

			mbox-names = "mpss_smem";

			interrupts = <GIC_SPI 449 IRQ_TYPE_EDGE_RISING>;



			label = "modem";

			qcom,glink-label = "mpss";



			qcom,modem_qrtr {

				qcom,glink-channels = "IPCRTR";

				qcom,low-latency;

				qcom,intents = <0x800  5

						0x2000 3

						0x4400 2>;

			};



			qcom,msm_fastrpc_rpmsg {

				compatible = "qcom,msm-fastrpc-rpmsg";

				qcom,glink-channels = "fastrpcglink-apps-dsp";

				qcom,intents = <0x64 64>;

			};



			qcom,modem_glink_ssr {

				qcom,glink-channels = "glink_ssr";

				qcom,notify-edges = <&glink_adsp>,

						    <&glink_slpi>,

						    <&glink_cdsp>,

						    <&glink_spss>;

			};

		};



		glink_adsp: adsp {

			qcom,remote-pid = <2>;

			transport = "smem";

			mboxes = <&apss_shared 8>;

			mbox-names = "adsp_smem";

			interrupts = <GIC_SPI 156 IRQ_TYPE_EDGE_RISING>;



			label = "adsp";

			qcom,glink-label = "lpass";

			cpu-affinity = <1 2>;



			qcom,adsp_qrtr {

				qcom,glink-channels = "IPCRTR";

				qcom,intents = <0x800  5

						0x2000 3

						0x4400 2>;

			};



			qcom,apr_tal_rpmsg {

				qcom,glink-channels = "apr_audio_svc";

				qcom,intents = <0x200 20>;

			};



			qcom,msm_fastrpc_rpmsg {

				compatible = "qcom,msm-fastrpc-rpmsg";

				qcom,glink-channels = "fastrpcglink-apps-dsp";

				qcom,intents = <0x64 64>;

			};



			qcom,adsp_glink_ssr {

				qcom,glink-channels = "glink_ssr";

				qcom,notify-edges = <&glink_modem>,

						    <&glink_slpi>,

						    <&glink_cdsp>;

			};

		};



		glink_slpi: dsps {

			qcom,remote-pid = <3>;

			transport = "smem";

			mboxes = <&apss_shared 24>;

			mbox-names = "dsps_smem";

			interrupts = <GIC_SPI 170 IRQ_TYPE_EDGE_RISING>;



			label = "slpi";

			qcom,glink-label = "dsps";



			qcom,slpi_qrtr {

				qcom,glink-channels = "IPCRTR";

				qcom,low-latency;

				qcom,intents = <0x800  5

						0x2000 3

						0x4400 2>;

			};



			qcom,msm_fastrpc_rpmsg {

				compatible = "qcom,msm-fastrpc-rpmsg";

				qcom,glink-channels = "fastrpcglink-apps-dsp";

				qcom,intents = <0x64 64>;

			};



			qcom,slpi_glink_ssr {

				qcom,glink-channels = "glink_ssr";

				qcom,notify-edges = <&glink_modem>,

						    <&glink_adsp>,

						    <&glink_cdsp>;

			};

		};



		glink_cdsp: cdsp {

			qcom,remote-pid = <5>;

			transport = "smem";

			mboxes = <&apss_shared 4>;

			mbox-names = "cdsp_smem";

			interrupts = <GIC_SPI 574 IRQ_TYPE_EDGE_RISING>;



			label = "cdsp";

			qcom,glink-label = "cdsp";



			qcom,cdsp_qrtr {

				qcom,glink-channels = "IPCRTR";

				qcom,intents = <0x800  5

						0x2000 3

						0x4400 2>;

			};



			qcom,msm_fastrpc_rpmsg {

				compatible = "qcom,msm-fastrpc-rpmsg";

				qcom,glink-channels = "fastrpcglink-apps-dsp";

				qcom,intents = <0x64 64>;

			};



			qcom,cdsp_glink_ssr {

				qcom,glink-channels = "glink_ssr";

				qcom,notify-edges = <&glink_modem>,

						    <&glink_adsp>,

						    <&glink_slpi>;

			};

		};



		glink_spss: spss {

			qcom,remote-pid = <8>;

			transport = "spss";

			mboxes = <&sp_scsr 0>;

			mbox-names = "spss_spss";

			interrupt-parent = <&intsp>;

			interrupts = <0 0 IRQ_TYPE_LEVEL_HIGH>;



			reg = <0x1885008 0x8>,

			      <0x1885010 0x4>;

			reg-names = "qcom,spss-addr",

				    "qcom,spss-size";



			label = "spss";

			qcom,glink-label = "spss";



			qcom,spss_glink_ssr {

				qcom,glink-channels = "glink_ssr";

				qcom,notify-edges = <&glink_modem>;

			};

		};



		glink_spi_xprt_wdsp: wdsp {

			qcom,remote-pid = <10>;

			transport = "spi";

			tx-descriptors = <0x12000 0x12004>;

			rx-descriptors = <0x1200c 0x12010>;



			label = "wdsp";

			qcom,glink-label = "wdsp";

		};

	};



	qcom,glinkpkt {

		compatible = "qcom,glinkpkt";



		qcom,glinkpkt-at-mdm0 {

			qcom,glinkpkt-edge = "mpss";

			qcom,glinkpkt-ch-name = "DS";

			qcom,glinkpkt-dev-name = "at_mdm0";

		};



		qcom,glinkpkt-apr-apps2 {

			qcom,glinkpkt-edge = "adsp";

			qcom,glinkpkt-ch-name = "apr_apps2";

			qcom,glinkpkt-dev-name = "apr_apps2";

		};



		qcom,glinkpkt-data40-cntl {

			qcom,glinkpkt-edge = "mpss";

			qcom,glinkpkt-ch-name = "DATA40_CNTL";

			qcom,glinkpkt-dev-name = "smdcntl8";

		};



		qcom,glinkpkt-data1 {

			qcom,glinkpkt-edge = "mpss";

			qcom,glinkpkt-ch-name = "DATA1";

			qcom,glinkpkt-dev-name = "smd7";

		};



		qcom,glinkpkt-data4 {

			qcom,glinkpkt-edge = "mpss";

			qcom,glinkpkt-ch-name = "DATA4";

			qcom,glinkpkt-dev-name = "smd8";

		};



		qcom,glinkpkt-data11 {

			qcom,glinkpkt-edge = "mpss";

			qcom,glinkpkt-ch-name = "DATA11";

			qcom,glinkpkt-dev-name = "smd11";

		};

	};



	qupv3_id_1: geniqup@ac0000 {

		compatible = "qcom,geni-se-qup";

		reg = <0x00ac0000 0x6000>;
@@ -784,3 +1076,4 @@ 
#include "sdmshrike-pinctrl.dtsi"

#include "sa8195-regulator.dtsi"

#include "sm8150-pm.dtsi"

#include "sa8195-smp2p.dtsi"