Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e9816ddf authored by Lijun Ou's avatar Lijun Ou Committed by Jason Gunthorpe
Browse files

RDMA/hns: Cleanup unnecessary exported symbols



This patch removes the hns-roce.ko for cleanup all the exported symbols in
common part.

Signed-off-by: default avatarXi Wang <wangxi11@huawei.com>
Signed-off-by: default avatarLijun Ou <oulijun@huawei.com>
Signed-off-by: default avatarJason Gunthorpe <jgg@mellanox.com>
parent 97162a1e
Loading
Loading
Loading
Loading
+7 −8
Original line number Diff line number Diff line
@@ -7,25 +7,24 @@ config INFINIBAND_HNS
	  is used in Hisilicon Hip06 and more further ICT SoC based on
	  platform device.

	  To compile this driver as a module, choose M here: the module
	  will be called hns-roce.
	  To compile HIP06 or HIP08 driver as module, choose M here.

config INFINIBAND_HNS_HIP06
	tristate "Hisilicon Hip06 Family RoCE support"
	bool "Hisilicon Hip06 Family RoCE support"
	depends on INFINIBAND_HNS && HNS && HNS_DSAF && HNS_ENET
	---help---
	  RoCE driver support for Hisilicon RoCE engine in Hisilicon Hip06 and
	  Hip07 SoC. These RoCE engines are platform devices.

	  To compile this driver as a module, choose M here: the module
	  will be called hns-roce-hw-v1.
	  To compile this driver, choose Y here: if INFINIBAND_HNS is m, this
	  module will be called hns-roce-hw-v1

config INFINIBAND_HNS_HIP08
	tristate "Hisilicon Hip08 Family RoCE support"
	bool "Hisilicon Hip08 Family RoCE support"
	depends on INFINIBAND_HNS && PCI && HNS3
	---help---
	  RoCE driver support for Hisilicon RoCE engine in Hisilicon Hip08 SoC.
	  The RoCE engine is a PCI device.

	  To compile this driver as a module, choose M here: the module
	  will be called hns-roce-hw-v2.
	  To compile this driver, choose Y here: if INFINIBAND_HNS is m, this
	  module will be called hns-roce-hw-v2.
+9 −4
Original line number Diff line number Diff line
@@ -4,11 +4,16 @@

ccflags-y :=  -I $(srctree)/drivers/net/ethernet/hisilicon/hns3

obj-$(CONFIG_INFINIBAND_HNS) += hns-roce.o
hns-roce-objs := hns_roce_main.o hns_roce_cmd.o hns_roce_pd.o \
	hns_roce_ah.o hns_roce_hem.o hns_roce_mr.o hns_roce_qp.o \
	hns_roce_cq.o hns_roce_alloc.o hns_roce_db.o hns_roce_srq.o hns_roce_restrack.o
obj-$(CONFIG_INFINIBAND_HNS_HIP06) += hns-roce-hw-v1.o

ifdef CONFIG_INFINIBAND_HNS_HIP06
hns-roce-hw-v1-objs := hns_roce_hw_v1.o
obj-$(CONFIG_INFINIBAND_HNS_HIP08) += hns-roce-hw-v2.o
hns-roce-hw-v2-objs := hns_roce_hw_v2.o hns_roce_hw_v2_dfx.o
obj-$(CONFIG_INFINIBAND_HNS) += hns-roce-hw-v1.o $(hns-roce-objs)
endif

ifdef CONFIG_INFINIBAND_HNS_HIP08
hns-roce-hw-v2-objs := hns_roce_hw_v2.o hns_roce_hw_v2_dfx.o $(hns-roce-objs)
obj-$(CONFIG_INFINIBAND_HNS) += hns-roce-hw-v2.o
endif
+0 −2
Original line number Diff line number Diff line
@@ -68,7 +68,6 @@ void hns_roce_bitmap_free(struct hns_roce_bitmap *bitmap, unsigned long obj,
{
	hns_roce_bitmap_free_range(bitmap, obj, 1, rr);
}
EXPORT_SYMBOL_GPL(hns_roce_bitmap_free);

int hns_roce_bitmap_alloc_range(struct hns_roce_bitmap *bitmap, int cnt,
				int align, unsigned long *obj)
@@ -175,7 +174,6 @@ void hns_roce_buf_free(struct hns_roce_dev *hr_dev, u32 size,
		kfree(buf->page_list);
	}
}
EXPORT_SYMBOL_GPL(hns_roce_buf_free);

int hns_roce_buf_alloc(struct hns_roce_dev *hr_dev, u32 size, u32 max_direct,
		       struct hns_roce_buf *buf, u32 page_shift)
+0 −4
Original line number Diff line number Diff line
@@ -103,7 +103,6 @@ void hns_roce_cmd_event(struct hns_roce_dev *hr_dev, u16 token, u8 status,
	context->out_param = out_param;
	complete(&context->done);
}
EXPORT_SYMBOL_GPL(hns_roce_cmd_event);

/* this should be called with "use_events" */
static int __hns_roce_cmd_mbox_wait(struct hns_roce_dev *hr_dev, u64 in_param,
@@ -204,7 +203,6 @@ int hns_roce_cmd_mbox(struct hns_roce_dev *hr_dev, u64 in_param, u64 out_param,

	return ret;
}
EXPORT_SYMBOL_GPL(hns_roce_cmd_mbox);

int hns_roce_cmd_init(struct hns_roce_dev *hr_dev)
{
@@ -291,7 +289,6 @@ struct hns_roce_cmd_mailbox

	return mailbox;
}
EXPORT_SYMBOL_GPL(hns_roce_alloc_cmd_mailbox);

void hns_roce_free_cmd_mailbox(struct hns_roce_dev *hr_dev,
			       struct hns_roce_cmd_mailbox *mailbox)
@@ -302,4 +299,3 @@ void hns_roce_free_cmd_mailbox(struct hns_roce_dev *hr_dev,
	dma_pool_free(hr_dev->cmd.pool, mailbox->buf, mailbox->dma);
	kfree(mailbox);
}
EXPORT_SYMBOL_GPL(hns_roce_free_cmd_mailbox);
+0 −5
Original line number Diff line number Diff line
@@ -205,7 +205,6 @@ void hns_roce_free_cq(struct hns_roce_dev *hr_dev, struct hns_roce_cq *hr_cq)
	hns_roce_table_put(hr_dev, &cq_table->table, hr_cq->cqn);
	hns_roce_bitmap_free(&cq_table->bitmap, hr_cq->cqn, BITMAP_NO_RR);
}
EXPORT_SYMBOL_GPL(hns_roce_free_cq);

static int hns_roce_ib_get_cq_umem(struct hns_roce_dev *hr_dev,
				   struct ib_udata *udata,
@@ -435,7 +434,6 @@ int hns_roce_ib_create_cq(struct ib_cq *ib_cq,
err_cq:
	return ret;
}
EXPORT_SYMBOL_GPL(hns_roce_ib_create_cq);

void hns_roce_ib_destroy_cq(struct ib_cq *ib_cq, struct ib_udata *udata)
{
@@ -465,7 +463,6 @@ void hns_roce_ib_destroy_cq(struct ib_cq *ib_cq, struct ib_udata *udata)
			hns_roce_free_db(hr_dev, &hr_cq->db);
	}
}
EXPORT_SYMBOL_GPL(hns_roce_ib_destroy_cq);

void hns_roce_cq_completion(struct hns_roce_dev *hr_dev, u32 cqn)
{
@@ -481,7 +478,6 @@ void hns_roce_cq_completion(struct hns_roce_dev *hr_dev, u32 cqn)
	++cq->arm_sn;
	cq->comp(cq);
}
EXPORT_SYMBOL_GPL(hns_roce_cq_completion);

void hns_roce_cq_event(struct hns_roce_dev *hr_dev, u32 cqn, int event_type)
{
@@ -503,7 +499,6 @@ void hns_roce_cq_event(struct hns_roce_dev *hr_dev, u32 cqn, int event_type)
	if (atomic_dec_and_test(&cq->refcount))
		complete(&cq->free);
}
EXPORT_SYMBOL_GPL(hns_roce_cq_event);

int hns_roce_init_cq_table(struct hns_roce_dev *hr_dev)
{
Loading