Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e92fbc26 authored by Meng Wang's avatar Meng Wang Committed by Gerrit - the friendly Code Review server
Browse files

soc: swr-mstr-ctrl: Move to CPU-1 FIFO for swr register read/write



Both APSS and ADSP are accessing CPU-0 FIFO when CPS is enabled
during speaker playback. This causes underflow issue when accessing
wsa register from APSS. Move APSS to CPU-1 FIFO to resolve underflow
issue.

Change-Id: I5ed9143bc78757468fbe4bcc686196149ca521f2
Signed-off-by: default avatarMeng Wang <mengw@codeaurora.org>
parent b0a827be
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment