Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e12a8b83 authored by Mohammed Mirza Mandayappurath Manzoor's avatar Mohammed Mirza Mandayappurath Manzoor
Browse files

msm: kgsl: Enable Adaptive Clock Distribution feature for A660 v2 



ACD is a power saving feature to mitigate voltage droops.

Change-Id: I43502bd44946463f7db30011e233255217cb02e0
Signed-off-by: default avatarMohammed Mirza Mandayappurath Manzoor <mmandaya@codeaurora.org>
parent a1a9d1bd

drivers/gpu/msm/adreno-gpulist.h

+33 −1
Original line number Diff line number Diff line
@@ -1551,7 +1551,7 @@ static const struct a6xx_protected_regs a660_protected_regs[] = { 


static const struct adreno_a6xx_core adreno_gpu_core_a660 = {

	.base = {

		DEFINE_ADRENO_REV(ADRENO_REV_A660, 6, 6, 0, ANY_ID),

		DEFINE_ADRENO_REV(ADRENO_REV_A660, 6, 6, 0, 0),

		.features = ADRENO_RPMH | ADRENO_GPMU | ADRENO_APRIV |

				ADRENO_IOCOHERENT | ADRENO_CONTENT_PROTECTION |

				ADRENO_IFPC | ADRENO_PREEMPTION,
@@ -1580,6 +1580,37 @@ static const struct adreno_a6xx_core adreno_gpu_core_a660 = { 
	.ctxt_record_size = 2496 * 1024,

};



static const struct adreno_a6xx_core adreno_gpu_core_a660v2 = {

	.base = {

		DEFINE_ADRENO_REV(ADRENO_REV_A660, 6, 6, 0, ANY_ID),

		.features = ADRENO_RPMH | ADRENO_GPMU | ADRENO_APRIV |

				ADRENO_IOCOHERENT | ADRENO_CONTENT_PROTECTION |

				ADRENO_IFPC | ADRENO_PREEMPTION | ADRENO_ACD,

		.gpudev = &adreno_a6xx_gmu_gpudev,

		.gmem_base = 0,

		.gmem_size = SZ_1M + SZ_512K,

		.bus_width = 32,

		.snapshot_size = SZ_2M,

	},

	.prim_fifo_threshold = 0x00300000,

	.gmu_major = 2,

	.gmu_minor = 0,

	.sqefw_name = "a660_sqe.fw",

	.gmufw_name = "a660_gmu.bin",

	.zap_name = "a660_zap",

	.hwcg = a660_hwcg_regs,

	.hwcg_count = ARRAY_SIZE(a660_hwcg_regs),

	.vbif = a650_gbif_regs,

	.vbif_count = ARRAY_SIZE(a650_gbif_regs),

	.hang_detect_cycles = 0xcfffff,

	.veto_fal10 = true,

	.protected_regs = a660_protected_regs,

	.disable_tseskip = true,

	.highest_bank_bit = 16,

	.pdc_in_aop = true,

	.ctxt_record_size = 2496 * 1024,

};



static const struct adreno_a6xx_core adreno_gpu_core_a660_shima = {

	.base = {

		DEFINE_ADRENO_REV(ADRENO_REV_A660, 6, 6, 0, ANY_ID),
@@ -1639,6 +1670,7 @@ static const struct adreno_gpu_core *adreno_gpulist[] = { 
	&adreno_gpu_core_a650.base,

	&adreno_gpu_core_a650v2.base,

	&adreno_gpu_core_a660.base,

	&adreno_gpu_core_a660v2.base,

	&adreno_gpu_core_a680.base,

	&adreno_gpu_core_a612.base,

	&adreno_gpu_core_a616.base,