Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit e0e42802 authored by Ajay Singh Parmar's avatar Ajay Singh Parmar
Browse files

disp: pll: fix sequence as per hardware recommendations



Update the PLL and PHY power on and clock set sequence as per
the hardware recommendations. Move the post link clock phy enable
part to the catalog so that it can be programmed after enabling
link clock.

Change-Id: I9b3b49e5a9ac93bebcb1cb7da63b715a8d5ed85c
Signed-off-by: default avatarAjay Singh Parmar <aparmar@codeaurora.org>
parent e5aaaf87
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment