Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit debded84 authored by Ville Syrjälä's avatar Ville Syrjälä
Browse files

drm/i915: Try to fix CRT port clock limits 



LPT/WPT-H are limited to max 180 MHz CRT dotclock. Most other platforms
have a limit of 350 MHz. Supposedly gen3 and gen4 go up to 400 MHz.

VLV is a bit special since the docs are poor. Supposedly the DAC
would be good up to 355 MHz, but currently we limit the DPLL to
270 MHz, so we'll have to limit the port clock to the same unless
we change the DPLL limits.

Signed-off-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
Link: http://patchwork.freedesktop.org/patch/msgid/1455738073-14502-7-git-send-email-ville.syrjala@linux.intel.com


Reviewed-by: default avatarImre Deak <imre.deak@intel.com>
parent 8802e5b6

drivers/gpu/drm/i915/intel_crt.c

+12 −4
Original line number Diff line number Diff line
@@ -218,18 +218,26 @@ intel_crt_mode_valid(struct drm_connector *connector, 
{

	struct drm_device *dev = connector->dev;

	int max_dotclk = to_i915(dev)->max_dotclk_freq;

	int max_clock;



	int max_clock = 0;

	if (mode->flags & DRM_MODE_FLAG_DBLSCAN)

		return MODE_NO_DBLESCAN;



	if (mode->clock < 25000)

		return MODE_CLOCK_LOW;



	if (IS_GEN2(dev))

		max_clock = 350000;

	else

	if (HAS_PCH_LPT(dev))

		max_clock = 180000;

	else if (IS_VALLEYVIEW(dev))

		/*

		 * 270 MHz due to current DPLL limits,

		 * DAC limit supposedly 355 MHz.

		 */

		max_clock = 270000;

	else if (IS_GEN3(dev) || IS_GEN4(dev))

		max_clock = 400000;

	else

		max_clock = 350000;

	if (mode->clock > max_clock)

		return MODE_CLOCK_HIGH;