Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit dd1842a2 authored by Aneesh Kumar K.V's avatar Aneesh Kumar K.V Committed by Michael Ellerman
Browse files

powerpc/mm: Make page table size a variable 



Radix and hash MMU models support different page table sizes. Make
the #defines a variable so that existing code can work with variable
sizes.

Slice related code is only used by hash, so use hash constants there. We
will replicate some of the boundary conditions with resepct to TASK_SIZE
using radix values too. Right now we do boundary condition check using
hash constants.

Swapper pgdir size is initialized in asm code. We select the max pgd
size to keep it simple. For now we select hash pgdir. When adding radix
we will switch that to radix pgdir which is 64K.

BUILD_BUG_ON check which is removed is already done in hugepage_init()
using MAYBE_BUILD_BUG_ON().

Signed-off-by: default avatarAneesh Kumar K.V <aneesh.kumar@linux.vnet.ibm.com>
Signed-off-by: default avatarMichael Ellerman <mpe@ellerman.id.au>
parent 13f829a5

arch/powerpc/include/asm/book3s/64/hash-4k.h

+8 −37
Original line number Diff line number Diff line
@@ -5,48 +5,20 @@ 
 * for each page table entry.  The PMD and PGD level use a 32b record for

 * each entry by assuming that each entry is page aligned.

 */

#define PTE_INDEX_SIZE  9

#define PMD_INDEX_SIZE  7

#define PUD_INDEX_SIZE  9

#define PGD_INDEX_SIZE  9

#define H_PTE_INDEX_SIZE  9

#define H_PMD_INDEX_SIZE  7

#define H_PUD_INDEX_SIZE  9

#define H_PGD_INDEX_SIZE  9



#ifndef __ASSEMBLY__

#define PTE_TABLE_SIZE	(sizeof(pte_t) << PTE_INDEX_SIZE)

#define PMD_TABLE_SIZE	(sizeof(pmd_t) << PMD_INDEX_SIZE)

#define PUD_TABLE_SIZE	(sizeof(pud_t) << PUD_INDEX_SIZE)

#define PGD_TABLE_SIZE	(sizeof(pgd_t) << PGD_INDEX_SIZE)

#endif	/* __ASSEMBLY__ */



#define PTRS_PER_PTE	(1 << PTE_INDEX_SIZE)

#define PTRS_PER_PMD	(1 << PMD_INDEX_SIZE)

#define PTRS_PER_PUD	(1 << PUD_INDEX_SIZE)

#define PTRS_PER_PGD	(1 << PGD_INDEX_SIZE)



/* PMD_SHIFT determines what a second-level page table entry can map */

#define PMD_SHIFT	(PAGE_SHIFT + PTE_INDEX_SIZE)

#define PMD_SIZE	(1UL << PMD_SHIFT)

#define PMD_MASK	(~(PMD_SIZE-1))

#define H_PTE_TABLE_SIZE	(sizeof(pte_t) << H_PTE_INDEX_SIZE)

#define H_PMD_TABLE_SIZE	(sizeof(pmd_t) << H_PMD_INDEX_SIZE)

#define H_PUD_TABLE_SIZE	(sizeof(pud_t) << H_PUD_INDEX_SIZE)

#define H_PGD_TABLE_SIZE	(sizeof(pgd_t) << H_PGD_INDEX_SIZE)



/* With 4k base page size, hugepage PTEs go at the PMD level */

#define MIN_HUGEPTE_SHIFT	PMD_SHIFT



/* PUD_SHIFT determines what a third-level page table entry can map */

#define PUD_SHIFT	(PMD_SHIFT + PMD_INDEX_SIZE)

#define PUD_SIZE	(1UL << PUD_SHIFT)

#define PUD_MASK	(~(PUD_SIZE-1))



/* PGDIR_SHIFT determines what a fourth-level page table entry can map */

#define PGDIR_SHIFT	(PUD_SHIFT + PUD_INDEX_SIZE)

#define PGDIR_SIZE	(1UL << PGDIR_SHIFT)

#define PGDIR_MASK	(~(PGDIR_SIZE-1))



/* Bits to mask out from a PMD to get to the PTE page */

#define PMD_MASKED_BITS		0

/* Bits to mask out from a PUD to get to the PMD page */

#define PUD_MASKED_BITS		0

/* Bits to mask out from a PGD to get to the PUD page */

#define PGD_MASKED_BITS		0



/* PTE flags to conserve for HPTE identification */

#define _PAGE_HPTEFLAGS (H_PAGE_BUSY | H_PAGE_HASHPTE | \

			 H_PAGE_F_SECOND | H_PAGE_F_GIX)
@@ -56,7 +28,6 @@ 
#define H_PAGE_4K_PFN	0x0

#define H_PAGE_THP_HUGE 0x0

#define H_PAGE_COMBO	0x0

#ifndef __ASSEMBLY__

/*

 * On all 4K setups, remap_4k_pfn() equates to remap_pfn_range()

 */

arch/powerpc/include/asm/book3s/64/hash-64k.h

+10 −36
Original line number Diff line number Diff line 
#ifndef _ASM_POWERPC_BOOK3S_64_HASH_64K_H

#define _ASM_POWERPC_BOOK3S_64_HASH_64K_H



#define PTE_INDEX_SIZE  8

#define PMD_INDEX_SIZE  5

#define PUD_INDEX_SIZE	5

#define PGD_INDEX_SIZE  12



#define PTRS_PER_PTE	(1 << PTE_INDEX_SIZE)

#define PTRS_PER_PMD	(1 << PMD_INDEX_SIZE)

#define PTRS_PER_PUD	(1 << PUD_INDEX_SIZE)

#define PTRS_PER_PGD	(1 << PGD_INDEX_SIZE)

#define H_PTE_INDEX_SIZE  8

#define H_PMD_INDEX_SIZE  5

#define H_PUD_INDEX_SIZE  5

#define H_PGD_INDEX_SIZE  12



/* With 4k base page size, hugepage PTEs go at the PMD level */

#define MIN_HUGEPTE_SHIFT	PAGE_SHIFT



/* PMD_SHIFT determines what a second-level page table entry can map */

#define PMD_SHIFT	(PAGE_SHIFT + PTE_INDEX_SIZE)

#define PMD_SIZE	(1UL << PMD_SHIFT)

#define PMD_MASK	(~(PMD_SIZE-1))



/* PUD_SHIFT determines what a third-level page table entry can map */

#define PUD_SHIFT	(PMD_SHIFT + PMD_INDEX_SIZE)

#define PUD_SIZE	(1UL << PUD_SHIFT)

#define PUD_MASK	(~(PUD_SIZE-1))



/* PGDIR_SHIFT determines what a fourth-level page table entry can map */

#define PGDIR_SHIFT	(PUD_SHIFT + PUD_INDEX_SIZE)

#define PGDIR_SIZE	(1UL << PGDIR_SHIFT)

#define PGDIR_MASK	(~(PGDIR_SIZE-1))



#define H_PAGE_COMBO	0x00001000 /* this is a combo 4k page */

#define H_PAGE_4K_PFN	0x00002000 /* PFN is for a single 4k page */

/*
@@ -57,13 +37,6 @@ 
#define PTE_FRAG_SIZE_SHIFT  12

#define PTE_FRAG_SIZE (1UL << PTE_FRAG_SIZE_SHIFT)



/* Bits to mask out from a PMD to get to the PTE page */

#define PMD_MASKED_BITS		0xc0000000000000ffUL

/* Bits to mask out from a PUD to get to the PMD page */

#define PUD_MASKED_BITS		0xc0000000000000ffUL

/* Bits to mask out from a PGD to get to the PUD page */

#define PGD_MASKED_BITS		0xc0000000000000ffUL



#ifndef __ASSEMBLY__

#include <asm/errno.h>
@@ -135,14 +108,15 @@ static inline int remap_4k_pfn(struct vm_area_struct *vma, unsigned long addr, 
			       __pgprot(pgprot_val(prot) | H_PAGE_4K_PFN));

}



#define PTE_TABLE_SIZE	PTE_FRAG_SIZE

#define H_PTE_TABLE_SIZE	PTE_FRAG_SIZE

#ifdef CONFIG_TRANSPARENT_HUGEPAGE

#define PMD_TABLE_SIZE	((sizeof(pmd_t) << PMD_INDEX_SIZE) + (sizeof(unsigned long) << PMD_INDEX_SIZE))

#define H_PMD_TABLE_SIZE	((sizeof(pmd_t) << PMD_INDEX_SIZE) + \

				 (sizeof(unsigned long) << PMD_INDEX_SIZE))

#else

#define PMD_TABLE_SIZE	(sizeof(pmd_t) << PMD_INDEX_SIZE)

#define H_PMD_TABLE_SIZE	(sizeof(pmd_t) << PMD_INDEX_SIZE)

#endif

#define PUD_TABLE_SIZE	(sizeof(pud_t) << PUD_INDEX_SIZE)

#define PGD_TABLE_SIZE	(sizeof(pgd_t) << PGD_INDEX_SIZE)

#define H_PUD_TABLE_SIZE	(sizeof(pud_t) << PUD_INDEX_SIZE)

#define H_PGD_TABLE_SIZE	(sizeof(pgd_t) << PGD_INDEX_SIZE)



#ifdef CONFIG_HUGETLB_PAGE

/*

arch/powerpc/include/asm/book3s/64/hash.h

+9 −5
Original line number Diff line number Diff line
@@ -29,14 +29,18 @@ 
/*

 * Size of EA range mapped by our pagetables.

 */

#define PGTABLE_EADDR_SIZE	(PTE_INDEX_SIZE + PMD_INDEX_SIZE + \

				 PUD_INDEX_SIZE + PGD_INDEX_SIZE + PAGE_SHIFT)

#define PGTABLE_RANGE		(ASM_CONST(1) << PGTABLE_EADDR_SIZE)

#define H_PGTABLE_EADDR_SIZE	(H_PTE_INDEX_SIZE + H_PMD_INDEX_SIZE + \

				 H_PUD_INDEX_SIZE + H_PGD_INDEX_SIZE + PAGE_SHIFT)

#define H_PGTABLE_RANGE		(ASM_CONST(1) << H_PGTABLE_EADDR_SIZE)



#ifdef CONFIG_TRANSPARENT_HUGEPAGE

#define PMD_CACHE_INDEX	(PMD_INDEX_SIZE + 1)

/*

 * only with hash we need to use the second half of pmd page table

 * to store pointer to deposited pgtable_t

 */

#define H_PMD_CACHE_INDEX	(H_PMD_INDEX_SIZE + 1)

#else

#define PMD_CACHE_INDEX	PMD_INDEX_SIZE

#define H_PMD_CACHE_INDEX	H_PMD_INDEX_SIZE

#endif

/*

 * Define the address range of the kernel non-linear virtual area

arch/powerpc/include/asm/book3s/64/mmu-hash.h

+2 −2
Original line number Diff line number Diff line
@@ -462,7 +462,7 @@ extern void slb_set_size(u16 size); 
	add	rt,rt,rx



/* 4 bits per slice and we have one slice per 1TB */

#define SLICE_ARRAY_SIZE  (PGTABLE_RANGE >> 41)

#define SLICE_ARRAY_SIZE  (H_PGTABLE_RANGE >> 41)



#ifndef __ASSEMBLY__
@@ -533,7 +533,7 @@ static inline unsigned long get_vsid(unsigned long context, unsigned long ea, 
	/*

	 * Bad address. We return VSID 0 for that

	 */

	if ((ea & ~REGION_MASK) >= PGTABLE_RANGE)

	if ((ea & ~REGION_MASK) >= H_PGTABLE_RANGE)

		return 0;



	if (ssize == MMU_SEGSIZE_256M)

arch/powerpc/include/asm/book3s/64/pgtable.h

+60 −0
Original line number Diff line number Diff line
@@ -144,6 +144,66 @@ 
#define PAGE_KERNEL_EXEC	PAGE_KERNEL_X

#define PAGE_AGP		(PAGE_KERNEL_NC)



#ifndef __ASSEMBLY__

/*

 * page table defines

 */

extern unsigned long __pte_index_size;

extern unsigned long __pmd_index_size;

extern unsigned long __pud_index_size;

extern unsigned long __pgd_index_size;

extern unsigned long __pmd_cache_index;

#define PTE_INDEX_SIZE  __pte_index_size

#define PMD_INDEX_SIZE  __pmd_index_size

#define PUD_INDEX_SIZE  __pud_index_size

#define PGD_INDEX_SIZE  __pgd_index_size

#define PMD_CACHE_INDEX __pmd_cache_index

/*

 * Because of use of pte fragments and THP, size of page table

 * are not always derived out of index size above.

 */

extern unsigned long __pte_table_size;

extern unsigned long __pmd_table_size;

extern unsigned long __pud_table_size;

extern unsigned long __pgd_table_size;

#define PTE_TABLE_SIZE	__pte_table_size

#define PMD_TABLE_SIZE	__pmd_table_size

#define PUD_TABLE_SIZE	__pud_table_size

#define PGD_TABLE_SIZE	__pgd_table_size

/*

 * Pgtable size used by swapper, init in asm code

 * We will switch this later to radix PGD

 */

#define MAX_PGD_TABLE_SIZE (sizeof(pgd_t) << H_PGD_INDEX_SIZE)



#define PTRS_PER_PTE	(1 << PTE_INDEX_SIZE)

#define PTRS_PER_PMD	(1 << PMD_INDEX_SIZE)

#define PTRS_PER_PUD	(1 << PUD_INDEX_SIZE)

#define PTRS_PER_PGD	(1 << PGD_INDEX_SIZE)



/* PMD_SHIFT determines what a second-level page table entry can map */

#define PMD_SHIFT	(PAGE_SHIFT + PTE_INDEX_SIZE)

#define PMD_SIZE	(1UL << PMD_SHIFT)

#define PMD_MASK	(~(PMD_SIZE-1))



/* PUD_SHIFT determines what a third-level page table entry can map */

#define PUD_SHIFT	(PMD_SHIFT + PMD_INDEX_SIZE)

#define PUD_SIZE	(1UL << PUD_SHIFT)

#define PUD_MASK	(~(PUD_SIZE-1))



/* PGDIR_SHIFT determines what a fourth-level page table entry can map */

#define PGDIR_SHIFT	(PUD_SHIFT + PUD_INDEX_SIZE)

#define PGDIR_SIZE	(1UL << PGDIR_SHIFT)

#define PGDIR_MASK	(~(PGDIR_SIZE-1))



/* Bits to mask out from a PMD to get to the PTE page */

#define PMD_MASKED_BITS		0xc0000000000000ffUL

/* Bits to mask out from a PUD to get to the PMD page */

#define PUD_MASKED_BITS		0xc0000000000000ffUL

/* Bits to mask out from a PGD to get to the PUD page */

#define PGD_MASKED_BITS		0xc0000000000000ffUL

#endif /* __ASSEMBLY__ */



#include <asm/book3s/64/hash.h>

#include <asm/barrier.h>