Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit db4afbc6 authored by Han Xu's avatar Han Xu Committed by Greg Kroah-Hartman
Browse files

spi: nxp-fspi: reset the FLSHxCR1 registers 



[ Upstream commit 18495676f7886e105133f1dc06c1d5e8d5436f32 ]

Reset the FLSHxCR1 registers to default value. ROM may set the register
value and it affects the SPI NAND normal functions.

Signed-off-by: default avatarHan Xu <han.xu@nxp.com>
Link: https://lore.kernel.org/r/20230906183254.235847-1-han.xu@nxp.com


Signed-off-by: default avatarMark Brown <broonie@kernel.org>
Signed-off-by: default avatarSasha Levin <sashal@kernel.org>
parent 3502dd80

drivers/spi/spi-nxp-fspi.c

+7 −0
Original line number Diff line number Diff line
@@ -897,6 +897,13 @@ static int nxp_fspi_default_setup(struct nxp_fspi *f) 
	fspi_writel(f, FSPI_AHBCR_PREF_EN | FSPI_AHBCR_RDADDROPT,

		 base + FSPI_AHBCR);



	/* Reset the FLSHxCR1 registers. */

	reg = FSPI_FLSHXCR1_TCSH(0x3) | FSPI_FLSHXCR1_TCSS(0x3);

	fspi_writel(f, reg, base + FSPI_FLSHA1CR1);

	fspi_writel(f, reg, base + FSPI_FLSHA2CR1);

	fspi_writel(f, reg, base + FSPI_FLSHB1CR1);

	fspi_writel(f, reg, base + FSPI_FLSHB2CR1);



	/* AHB Read - Set lut sequence ID for all CS. */

	fspi_writel(f, SEQID_LUT, base + FSPI_FLSHA1CR2);

	fspi_writel(f, SEQID_LUT, base + FSPI_FLSHA2CR2);