Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d9b296b9 authored by Alexandre TORGUE's avatar Alexandre TORGUE
Browse files

ARM: dts: stm32f429: Align Ethernet node with new bindings properties



This patch aligns clocks names and node reference according to new
stm32-dwmac glue binding. It also renames Ethernet pinctrl phandle
(indeed there is no need to add 0 as Ethernet instance as there is only
one IP in SOC).

Signed-off-by: default avatarAlexandre TORGUE <alexandre.torgue@st.com>
parent 626e7ea0
Loading
Loading
Loading
Loading
+4 −3
Original line number Diff line number Diff line
@@ -116,11 +116,12 @@
	clock-frequency = <25000000>;
};

&ethernet0 {
&mac {
	status = "okay";
	pinctrl-0	= <&ethernet0_mii>;
	pinctrl-0	= <&ethernet_mii>;
	pinctrl-names	= "default";
	phy-mode	= "mii-id";
	phy-mode	= "mii";

	mdio0 {
		#address-cells = <1>;
		#size-cells = <0>;
+3 −3
Original line number Diff line number Diff line
@@ -319,7 +319,7 @@
				};
			};

			ethernet0_mii: mii@0 {
			ethernet_mii: mii@0 {
				pins {
					pinmux = <STM32F429_PG13_FUNC_ETH_MII_TXD0_ETH_RMII_TXD0>,
						 <STM32F429_PG14_FUNC_ETH_MII_TXD1_ETH_RMII_TXD1>,
@@ -379,13 +379,13 @@
			st,mem2mem;
		};

		ethernet0: dwmac@40028000 {
		mac: ethernet@40028000 {
			compatible = "st,stm32-dwmac", "snps,dwmac-3.50a";
			reg = <0x40028000 0x8000>;
			reg-names = "stmmaceth";
			interrupts = <61>, <62>;
			interrupt-names = "macirq", "eth_wake_irq";
			clock-names = "stmmaceth", "tx-clk", "rx-clk";
			clock-names = "stmmaceth", "mac-clk-tx", "mac-clk-rx";
			clocks = <&rcc 0 25>, <&rcc 0 26>, <&rcc 0 27>;
			st,syscon = <&syscfg 0x4>;
			snps,pbl = <8>;