+24
−1
Loading
Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more
To aid PLL in locking on to a 32KHz MCLK, some register mods are made during PLL configuration, and when enabling the DAI, to achieve the full range of sample rates. Signed-off-by:Adam Thomson <Adam.Thomson.Opensource@diasemi.com> Signed-off-by:
Mark Brown <broonie@kernel.org>