Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d85f6b93 authored by Mischa Jonker's avatar Mischa Jonker Committed by Vineet Gupta
Browse files

dt-bindings: IDU-intc: Add support for edge-triggered interrupts



This updates the documentation for supporting an optional extra interrupt
cell to specify edge vs level triggered.

Signed-off-by: default avatarMischa Jonker <mischa.jonker@synopsys.com>
Reviewed-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarVineet Gupta <vgupta@synopsys.com>
parent 01449985
Loading
Loading
Loading
Loading
+14 −5
Original line number Diff line number Diff line
@@ -8,11 +8,20 @@ Properties:

- compatible: "snps,archs-idu-intc"
- interrupt-controller: This is an interrupt controller.
- #interrupt-cells: Must be <1>.

  Value of the cell specifies the "common" IRQ from peripheral to IDU. Number N
  of the particular interrupt line of IDU corresponds to the line N+24 of the
  core interrupt controller.
- #interrupt-cells: Must be <1> or <2>.

  Value of the first cell specifies the "common" IRQ from peripheral to IDU.
  Number N of the particular interrupt line of IDU corresponds to the line N+24
  of the core interrupt controller.

  The (optional) second cell specifies any of the following flags:
    - bits[3:0] trigger type and level flags
        1 = low-to-high edge triggered
        2 = NOT SUPPORTED (high-to-low edge triggered)
        4 = active high level-sensitive <<< DEFAULT
        8 = NOT SUPPORTED (active low level-sensitive)
  When no second cell is specified, the interrupt is assumed to be level
  sensitive.

  The interrupt controller is accessed via the special ARC AUX register
  interface, hence "reg" property is not specified.