Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d44af4b0 authored by Uma Krishnan's avatar Uma Krishnan Committed by Martin K. Petersen
Browse files

scsi: cxlflash: Setup LISNs for master contexts 



Similar to user contexts, master contexts also require that the per-context
LISN registers be programmed for certain AFUs. The mapped trigger page is
obtained from underlying transport and registered with AFU for each master
context.

Signed-off-by: default avatarUma Krishnan <ukrishn@linux.vnet.ibm.com>
Acked-by: default avatarMatthew R. Ochs <mrochs@linux.vnet.ibm.com>
Signed-off-by: default avatarMartin K. Petersen <martin.petersen@oracle.com>
parent 23239eec

drivers/scsi/cxlflash/main.c

+21 −0
Original line number Original line Diff line number Diff line
@@ -1756,6 +1756,8 @@ static int init_global(struct cxlflash_cfg *cfg) 
	u64 wwpn[MAX_FC_PORTS];	/* wwpn of AFU ports */

	u64 wwpn[MAX_FC_PORTS];	/* wwpn of AFU ports */

	int i = 0, num_ports = 0;

	int i = 0, num_ports = 0;

	int rc = 0;

	int rc = 0;

	int j;

	void *ctx;

	u64 reg;

	u64 reg;





	rc = read_vpd(cfg, &wwpn[0]);

	rc = read_vpd(cfg, &wwpn[0]);
@@ -1816,6 +1818,25 @@ static int init_global(struct cxlflash_cfg *cfg) 
		msleep(100);

		msleep(100);

	}

	}





	if (afu_is_ocxl_lisn(afu)) {

		/* Set up the LISN effective address for each master */

		for (i = 0; i < afu->num_hwqs; i++) {

			hwq = get_hwq(afu, i);

			ctx = hwq->ctx_cookie;



			for (j = 0; j < hwq->num_irqs; j++) {

				reg = cfg->ops->get_irq_objhndl(ctx, j);

				writeq_be(reg, &hwq->ctrl_map->lisn_ea[j]);

			}



			reg = hwq->ctx_hndl;

			writeq_be(SISL_LISN_PASID(reg, reg),

				  &hwq->ctrl_map->lisn_pasid[0]);

			writeq_be(SISL_LISN_PASID(0UL, reg),

				  &hwq->ctrl_map->lisn_pasid[1]);

		}

	}



	/* Set up master's own CTX_CAP to allow real mode, host translation */

	/* Set up master's own CTX_CAP to allow real mode, host translation */

	/* tables, afu cmds and read/write GSCSI cmds. */

	/* tables, afu cmds and read/write GSCSI cmds. */

	/* First, unlock ctx_cap write by reading mbox */

	/* First, unlock ctx_cap write by reading mbox */