Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Unverified Commit d400cc4a authored by Icenowy Zheng's avatar Icenowy Zheng Committed by Maxime Ripard
Browse files

dt-bindings: arm: sunxi: add binding for Lichee Zero Plus core board 



The Lichee Zero Plus is a core board made by Sipeed, with a microUSB
connector on it, TF slot or WSON8 SD chip, optional eMMC or SPI Flash.
It has a gold finger connector for expansion, and UART is available from
reserved pins w/ 2.54mm pitch. The board can use either SoChip S3 or
Allwinner V3L SoCs.

Add the device tree binding of the basic version of the core board --
w/o eMMC or SPI Flash, w/ TF slot or WSON8 SD, and use S3 SoC.

Signed-off-by: default avatarIcenowy Zheng <icenowy@aosc.io>
Reviewed-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarMaxime Ripard <maxime.ripard@bootlin.com>
parent 802cbe1b

Documentation/devicetree/bindings/arm/sunxi.yaml

+6 −0
Original line number Diff line number Diff line
@@ -353,6 +353,12 @@ properties: 
          - const: licheepi,licheepi-zero

          - const: allwinner,sun8i-v3s



      - description: Lichee Zero Plus (with S3, without eMMC/SPI Flash)

        items:

          - const: sipeed,lichee-zero-plus

          - const: sochip,s3

          - const: allwinner,sun8i-v3



      - description: Linksprite PCDuino

        items:

          - const: linksprite,a10-pcduino