Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d3b3efa1 authored by Mikko Perttunen's avatar Mikko Perttunen Committed by Thierry Reding
Browse files

dt-bindings: host1x: Add Tegra186 information 



Add the Tegra186-specific hypervisor-related register range
properties.

Signed-off-by: default avatarMikko Perttunen <mperttunen@nvidia.com>
Acked-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent 617dd7cc

Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt

+4 −0
Original line number Diff line number Diff line
@@ -3,6 +3,10 @@ NVIDIA Tegra host1x 
Required properties:

- compatible: "nvidia,tegra<chip>-host1x"

- reg: Physical base address and length of the controller's registers.

  For pre-Tegra186, one entry describing the whole register area.

  For Tegra186, one entry for each entry in reg-names:

    "vm" - VM region assigned to Linux

    "hypervisor" - Hypervisor region (only if Linux acts as hypervisor)

- interrupts: The interrupt outputs from the controller.

- #address-cells: The number of cells used to represent physical base addresses

  in the host1x address space. Should be 1.