Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Unverified Commit d2920ef5 authored by Naga Sureshkumar Relli's avatar Naga Sureshkumar Relli Committed by Mark Brown
Browse files

dt-bindings: spi: Add device tree binding documentation for Zynq QSPI controller



This patch adds the dts binding document for Zynq SOC QSPI controller.

Reviewed-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarNaga Sureshkumar Relli <naga.sureshkumar.relli@xilinx.com>
Signed-off-by: default avatarMark Brown <broonie@kernel.org>
parent 45f7718a
Loading
Loading
Loading
Loading
+25 −0
Original line number Diff line number Diff line
Xilinx Zynq QSPI controller Device Tree Bindings
-------------------------------------------------------------------

Required properties:
- compatible		: Should be "xlnx,zynq-qspi-1.0".
- reg			: Physical base address and size of QSPI registers map.
- interrupts		: Property with a value describing the interrupt
			  number.
- clock-names		: List of input clock names - "ref_clk", "pclk"
			  (See clock bindings for details).
- clocks		: Clock phandles (see clock bindings for details).

Optional properties:
- num-cs		: Number of chip selects used.

Example:
	qspi: spi@e000d000 {
		compatible = "xlnx,zynq-qspi-1.0";
		reg = <0xe000d000 0x1000>;
		interrupt-parent = <&intc>;
		interrupts = <0 19 4>;
		clock-names = "ref_clk", "pclk";
		clocks = <&clkc 10>, <&clkc 43>;
		num-cs = <1>;
	};