Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ce9bfcad authored by Saurabh Sahu's avatar Saurabh Sahu
Browse files

arm: defconfig: Add support for CCs and CPUFREQ driver in MONACO



Enable GCC/DISPCC/GPUCC/DEBUGCC and CPUFREQ_HW/CPUFREQ_HW_DEBUG
for Monaco.

Change-Id: Ia8d51458a95eaeabf2a5a26606877959a50a8f96
Signed-off-by: default avatarSaurabh Sahu <sausah@codeaurora.org>
parent c30dc7b7
Loading
Loading
Loading
Loading
+0 −6
Original line number Diff line number Diff line
@@ -51,13 +51,7 @@ CONFIG_PANIC_ON_DATA_CORRUPTION=y
CONFIG_SERIAL_MSM_GENI_CONSOLE=y
CONFIG_MSM_GPI_DMA_DEBUG=y
# CONFIG_DETECT_HUNG_TASK is not set
CONFIG_SDW_GCC_MONACO=y
# CONFIG_PAGE_POISONING is not set
CONFIG_SDW_GPUCC_MONACO=y
CONFIG_ARM_QCOM_CPUFREQ_HW=y
CONFIG_ARM_QCOM_CPUFREQ_HW_DEBUG=y
CONFIG_SDW_DISPCC_MONACO=y
CONFIG_SDW_DEBUGCC_MONACO=y
CONFIG_VIDEO_V4L2=y
CONFIG_MEDIA_SUPPORT=y
CONFIG_MEDIA_CAMERA_SUPPORT=y
+5 −3
Original line number Diff line number Diff line
@@ -275,9 +275,6 @@ CONFIG_MSM_GPI_DMA=y
CONFIG_REGULATOR_QCOM_PM8008=y
CONFIG_REGULATOR_QCOM_SMD_RPM=y
CONFIG_REGULATOR_RPM_SMD=y
CONFIG_QM_GPUCC_SCUBA=y
CONFIG_QM_DISPCC_SCUBA=y
CONFIG_QM_DEBUGCC_SCUBA=y
CONFIG_MSM_RPM_SMD=y
CONFIG_QCOM_CLK_SMD_RPM=y
CONFIG_F2FS_FS=y
@@ -601,3 +598,8 @@ CONFIG_QTI_CPU_ISOLATE_COOLING_DEVICE=y
CONFIG_QTI_THERMAL_LIMITS_DCVS=y
CONFIG_REGULATOR_COOLING_DEVICE=y
CONFIG_QTI_LMH_CPU_VDD_COOLING_DEVICE=y
CONFIG_ARM_QCOM_CPUFREQ_HW=y
CONFIG_ARM_QCOM_CPUFREQ_HW_DEBUG=y
CONFIG_SDW_GPUCC_MONACO=y
CONFIG_SDW_DISPCC_MONACO=y
CONFIG_SDW_DEBUGCC_MONACO=y