Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit cdf81a23 authored by Ben Skeggs's avatar Ben Skeggs
Browse files

drm/nvc0: recognise 0xdX chipsets as NV_C0 



Should hopefully get modesetting at least from this, it appears these are
GF119 chipsets.  Accel will come eventually, once I order a board.

Signed-off-by: default avatarBen Skeggs <bskeggs@redhat.com>
parent 59c5f46f

drivers/gpu/drm/nouveau/nouveau_state.c

+2 −0
Original line number Original line Diff line number Diff line
@@ -371,6 +371,7 @@ static int nouveau_init_engine_ptrs(struct drm_device *dev) 
		engine->vram.flags_valid	= nv50_vram_flags_valid;

		engine->vram.flags_valid	= nv50_vram_flags_valid;

		break;

		break;

	case 0xC0:

	case 0xC0:

	case 0xD0:

		engine->instmem.init		= nvc0_instmem_init;

		engine->instmem.init		= nvc0_instmem_init;

		engine->instmem.takedown	= nvc0_instmem_takedown;

		engine->instmem.takedown	= nvc0_instmem_takedown;

		engine->instmem.suspend		= nvc0_instmem_suspend;

		engine->instmem.suspend		= nvc0_instmem_suspend;
@@ -922,6 +923,7 @@ int nouveau_load(struct drm_device *dev, unsigned long flags) 
		dev_priv->card_type = NV_50;

		dev_priv->card_type = NV_50;

		break;

		break;

	case 0xc0:

	case 0xc0:

	case 0xd0:

		dev_priv->card_type = NV_C0;

		dev_priv->card_type = NV_C0;

		break;

		break;

	default:

	default: