Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit cca8614d authored by Thierry Reding's avatar Thierry Reding Committed by Stephen Warren
Browse files

ARM: tegra: Add new PCIe regulator properties



These new properties more accurately reflect the real connections of the
boards and therefore make it easier to match them up with schematics.

Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
Signed-off-by: default avatarStephen Warren <swarren@nvidia.com>
parent e4958675
Loading
Loading
Loading
Loading
+9 −1
Original line number Diff line number Diff line
@@ -562,9 +562,17 @@
	};

	pcie-controller@80003000 {
		status = "okay";

		avdd-pex-supply = <&pci_vdd_reg>;
		vdd-pex-supply = <&pci_vdd_reg>;
		avdd-pex-pll-supply = <&pci_vdd_reg>;
		avdd-plle-supply = <&pci_vdd_reg>;
		vddio-pex-clk-supply = <&pci_clk_reg>;

		/* deprecated */
		pex-clk-supply = <&pci_clk_reg>;
		vdd-supply = <&pci_vdd_reg>;
		status = "okay";

		pci@1,0 {
			status = "okay";
+7 −0
Original line number Diff line number Diff line
@@ -473,6 +473,13 @@
	};

	pcie-controller@80003000 {
		avdd-pex-supply = <&pci_vdd_reg>;
		vdd-pex-supply = <&pci_vdd_reg>;
		avdd-pex-pll-supply = <&pci_vdd_reg>;
		avdd-plle-supply = <&pci_vdd_reg>;
		vddio-pex-clk-supply = <&pci_clk_reg>;

		/* deprecated */
		pex-clk-supply = <&pci_clk_reg>;
		vdd-supply = <&pci_vdd_reg>;
	};
+8 −0
Original line number Diff line number Diff line
@@ -318,6 +318,14 @@

	pcie-controller@80003000 {
		status = "okay";

		avdd-pex-supply = <&pci_vdd_reg>;
		vdd-pex-supply = <&pci_vdd_reg>;
		avdd-pex-pll-supply = <&pci_vdd_reg>;
		avdd-plle-supply = <&pci_vdd_reg>;
		vddio-pex-clk-supply = <&pci_clk_reg>;

		/* deprecated */
		pex-clk-supply = <&pci_clk_reg>;
		vdd-supply = <&pci_vdd_reg>;

+11 −0
Original line number Diff line number Diff line
@@ -17,6 +17,17 @@

	pcie-controller@00003000 {
		status = "okay";

		avdd-pexa-supply = <&ldo1_reg>;
		vdd-pexa-supply = <&ldo1_reg>;
		avdd-pexb-supply = <&ldo1_reg>;
		vdd-pexb-supply = <&ldo1_reg>;
		avdd-pex-pll-supply = <&ldo1_reg>;
		avdd-plle-supply = <&ldo1_reg>;
		vddio-pex-ctl-supply = <&sys_3v3_reg>;
		hvdd-pex-supply = <&sys_3v3_pexs_reg>;

		/* deprecated */
		pex-clk-supply = <&sys_3v3_pexs_reg>;
		vdd-supply = <&ldo1_reg>;
		avdd-supply = <&ldo2_reg>;
+10 −0
Original line number Diff line number Diff line
@@ -38,6 +38,16 @@

	pcie-controller@00003000 {
		status = "okay";

		/* AVDD_PEXA and VDD_PEXA inputs are grounded on Cardhu. */
		avdd-pexb-supply = <&ldo1_reg>;
		vdd-pexb-supply = <&ldo1_reg>;
		avdd-pex-pll-supply = <&ldo1_reg>;
		hvdd-pex-supply = <&pex_hvdd_3v3_reg>;
		vddio-pex-ctl-supply = <&sys_3v3_reg>;
		avdd-plle-supply = <&ldo2_reg>;

		/* deprecated */
		pex-clk-supply = <&pex_hvdd_3v3_reg>;
		vdd-supply = <&ldo1_reg>;
		avdd-supply = <&ldo2_reg>;