Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit cb342168 authored by Minghuan Lian's avatar Minghuan Lian Committed by Marc Zyngier
Browse files

arm64: dts: ls1046a: Add MSI dts node 



LS1046a includes 3 MSI controllers.
Each controller supports 128 interrupts.

Acked-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarMinghuan Lian <Minghuan.Lian@nxp.com>
Signed-off-by: default avatarHou Zhiqiang <Zhiqiang.Hou@nxp.com>
Signed-off-by: default avatarMarc Zyngier <marc.zyngier@arm.com>
parent 0b09331a

Documentation/devicetree/bindings/interrupt-controller/fsl,ls-scfg-msi.txt

+1 −0
Original line number Original line Diff line number Diff line
@@ -6,6 +6,7 @@ Required properties: 
	      Layerscape PCIe MSI controller block such as:

	      Layerscape PCIe MSI controller block such as:

              "fsl,ls1021a-msi"

              "fsl,ls1021a-msi"

              "fsl,ls1043a-msi"

              "fsl,ls1043a-msi"

              "fsl,ls1046a-msi"

- msi-controller: indicates that this is a PCIe MSI controller node

- msi-controller: indicates that this is a PCIe MSI controller node

- reg: physical base address of the controller and length of memory mapped.

- reg: physical base address of the controller and length of memory mapped.

- interrupts: an interrupt to the parent interrupt controller.

- interrupts: an interrupt to the parent interrupt controller.

arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi

+31 −0
Original line number Original line Diff line number Diff line
@@ -630,6 +630,37 @@ 
			interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&clockgen 4 1>;

			clocks = <&clockgen 4 1>;

		};

		};



		msi1: msi-controller@1580000 {

			compatible = "fsl,ls1046a-msi";

			msi-controller;

			reg = <0x0 0x1580000 0x0 0x10000>;

			interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;

		};



		msi2: msi-controller@1590000 {

			compatible = "fsl,ls1046a-msi";

			msi-controller;

			reg = <0x0 0x1590000 0x0 0x10000>;

			interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;

		};



		msi3: msi-controller@15a0000 {

			compatible = "fsl,ls1046a-msi";

			msi-controller;

			reg = <0x0 0x15a0000 0x0 0x10000>;

			interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>;

		};



	};

	};





	reserved-memory {

	reserved-memory {