Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c77de0e5 authored by Jerome Brunet's avatar Jerome Brunet Committed by Neil Armstrong
Browse files

clk: meson: add gp0 frac parameter for axg and gxl 



Add the frac parameter for the gp0 pll of the axg and gxl.
This allows to achieve rates between the fixed settings provided
by the table.

Signed-off-by: default avatarJerome Brunet <jbrunet@baylibre.com>
Signed-off-by: default avatarNeil Armstrong <narmstrong@baylibre.com>
parent 8289aafa

drivers/clk/meson/axg.c

+6 −1
Original line number Diff line number Diff line
@@ -193,7 +193,7 @@ static const struct pll_rate_table axg_gp0_pll_rate_table[] = { 
};



const struct reg_sequence axg_gp0_init_regs[] = {

	{ .reg = HHI_GP0_PLL_CNTL1,	.def = 0xc084a000 },

	{ .reg = HHI_GP0_PLL_CNTL1,	.def = 0xc084b000 },

	{ .reg = HHI_GP0_PLL_CNTL2,	.def = 0xb75020be },

	{ .reg = HHI_GP0_PLL_CNTL3,	.def = 0x0a59a288 },

	{ .reg = HHI_GP0_PLL_CNTL4,	.def = 0xc000004d },
@@ -218,6 +218,11 @@ static struct clk_regmap axg_gp0_pll = { 
			.shift   = 16,

			.width   = 2,

		},

		.frac = {

			.reg_off = HHI_GP0_PLL_CNTL1,

			.shift   = 0,

			.width   = 10,

		},

		.l = {

			.reg_off = HHI_GP0_PLL_CNTL,

			.shift   = 31,

drivers/clk/meson/gxbb.c

+6 −1
Original line number Diff line number Diff line
@@ -437,7 +437,7 @@ static struct clk_regmap gxbb_gp0_pll = { 
};



const struct reg_sequence gxl_gp0_init_regs[] = {

	{ .reg = HHI_GP0_PLL_CNTL1,	.def = 0xc084a000 },

	{ .reg = HHI_GP0_PLL_CNTL1,	.def = 0xc084b000 },

	{ .reg = HHI_GP0_PLL_CNTL2,	.def = 0xb75020be },

	{ .reg = HHI_GP0_PLL_CNTL3,	.def = 0x0a59a288 },

	{ .reg = HHI_GP0_PLL_CNTL4,	.def = 0xc000004d },
@@ -462,6 +462,11 @@ static struct clk_regmap gxl_gp0_pll = { 
			.shift   = 16,

			.width   = 2,

		},

		.frac = {

			.reg_off = HHI_GP0_PLL_CNTL1,

			.shift   = 0,

			.width   = 10,

		},

		.l = {

			.reg_off = HHI_GP0_PLL_CNTL,

			.shift   = 31,