Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c53bec16 authored by Stefan Agner's avatar Stefan Agner Committed by Shawn Guo
Browse files

ARM: dts: colibri/apalis: use correct compatible for RTC 



All Toradex Carrier Boards use a st,m41t0 compatible RTC. Compared
to a st,m41t00 this RTC has also an oscillator fail bit which allows
to detect when the RTC lost track of time.

Cc: Sanchayan Maity <maitysanchayan@gmail.com>
Cc: Marcel Ziswiler <marcel.ziswiler@toradex.com>
Signed-off-by: default avatarStefan Agner <stefan@agner.ch>
Reviewed-by: default avatarFabio Estevam <fabio.estevam@nxp.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent 6742139b

arch/arm/boot/dts/imx6dl-colibri-eval-v3.dts

+1 −1
Original line number Diff line number Diff line
@@ -163,7 +163,7 @@ 


	/* M41T0M6 real time clock on carrier board */

	rtc_i2c: rtc@68 {

		compatible = "st,m41t00";

		compatible = "st,m41t0";

		reg = <0x68>;

	};

};

arch/arm/boot/dts/imx6q-apalis-eval.dts

+1 −1
Original line number Diff line number Diff line
@@ -158,7 +158,7 @@ 


	/* M41T0M6 real time clock on carrier board */

	rtc_i2c: rtc@68 {

		compatible = "st,m41t00";

		compatible = "st,m41t0";

		reg = <0x68>;

	};

};

arch/arm/boot/dts/imx6q-apalis-ixora-v1.1.dts

+1 −1
Original line number Diff line number Diff line
@@ -170,7 +170,7 @@ 


	/* M41T0M6 real time clock on carrier board */

	rtc_i2c: rtc@68 {

		compatible = "st,m41t00";

		compatible = "st,m41t0";

		reg = <0x68>;

	};

};

arch/arm/boot/dts/imx6q-apalis-ixora.dts

+1 −1
Original line number Diff line number Diff line
@@ -174,7 +174,7 @@ 


	/* M41T0M6 real time clock on carrier board */

	rtc_i2c: rtc@68 {

		compatible = "st,m41t00";

		compatible = "st,m41t0";

		reg = <0x68>;

	};

};

arch/arm/boot/dts/imx7-colibri-eval-v3.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -97,7 +97,7 @@ 


	/* M41T0M6 real time clock on carrier board */

	rtc: m41t0m6@68 {

		compatible = "st,m41t00";

		compatible = "st,m41t0";

		reg = <0x68>;

	};

};