Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c4795ca6 authored by Alex Deucher's avatar Alex Deucher
Browse files

drm/amdgpu: fix IB alignment for UVD



According to the hw team, it should be 16, not 8.

Cc: Peter Fang <peter.fang@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Cc: stable@vger.kernel.org
parent 1b583649
Loading
Loading
Loading
Loading
+1 −1
Original line number Original line Diff line number Diff line
@@ -292,7 +292,7 @@ static int amdgpu_info_ioctl(struct drm_device *dev, void *data, struct drm_file
			type = AMD_IP_BLOCK_TYPE_UVD;
			type = AMD_IP_BLOCK_TYPE_UVD;
			ring_mask = adev->uvd.ring.ready ? 1 : 0;
			ring_mask = adev->uvd.ring.ready ? 1 : 0;
			ib_start_alignment = AMDGPU_GPU_PAGE_SIZE;
			ib_start_alignment = AMDGPU_GPU_PAGE_SIZE;
			ib_size_alignment = 8;
			ib_size_alignment = 16;
			break;
			break;
		case AMDGPU_HW_IP_VCE:
		case AMDGPU_HW_IP_VCE:
			type = AMD_IP_BLOCK_TYPE_VCE;
			type = AMD_IP_BLOCK_TYPE_VCE;