Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c3e3d17d authored by Alex Deucher's avatar Alex Deucher Committed by Greg Kroah-Hartman
Browse files

drm/amdgpu/smu10: fix smu10_get_clock_by_type_with_latency 

[ Upstream commit 4d0a72b66065dd7e274bad6aa450196d42fd8f84 ]

Only send non-0 clocks to DC for validation.  This mirrors
what the windows driver does.

Bug: https://gitlab.freedesktop.org/drm/amd/issues/963


Reviewed-by: default avatarEvan Quan <evan.quan@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarSasha Levin <sashal@kernel.org>
parent 17bddc85

drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c

+9 −6
Original line number Diff line number Diff line
@@ -1026,13 +1026,16 @@ static int smu10_get_clock_by_type_with_latency(struct pp_hwmgr *hwmgr, 


	clocks->num_levels = 0;

	for (i = 0; i < pclk_vol_table->count; i++) {

		clocks->data[i].clocks_in_khz = pclk_vol_table->entries[i].clk * 10;

		clocks->data[i].latency_in_us = latency_required ?

		if (pclk_vol_table->entries[i].clk) {

			clocks->data[clocks->num_levels].clocks_in_khz =

				pclk_vol_table->entries[i].clk * 10;

			clocks->data[clocks->num_levels].latency_in_us = latency_required ?

				smu10_get_mem_latency(hwmgr,

						      pclk_vol_table->entries[i].clk) :

				0;

			clocks->num_levels++;

		}

	}



	return 0;

}