Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c37919bf authored by Vasanthakumar Thiagarajan's avatar Vasanthakumar Thiagarajan Committed by John W. Linville
Browse files

ath9k_hw: Fix AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_BB and its shift value in 0x4054 



The bit value of AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_BB is wrong, it should
be 0x400 and the number of bits to be right shifted is 10. Having this
wrong value in 0x4054 sometimes affects bt quality on btcoex environment.

Signed-off-by: default avatarVasanthakumar Thiagarajan <vasanth@atheros.com>
Signed-off-by: default avatarJohn W. Linville <linville@tuxdriver.com>
parent c90017dd

drivers/net/wireless/ath/ath9k/reg.h

+2 −2
Original line number Diff line number Diff line
@@ -971,10 +971,10 @@ enum { 
#define AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_S         4

#define AR_GPIO_INPUT_EN_VAL_RFSILENT_DEF        0x00000080

#define AR_GPIO_INPUT_EN_VAL_RFSILENT_DEF_S      7

#define AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_BB      0x00000400

#define AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_BB_S    10

#define AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_BB        0x00001000

#define AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_BB_S      12

#define AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_BB      0x00001000

#define AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_BB_S    1

#define AR_GPIO_INPUT_EN_VAL_RFSILENT_BB         0x00008000

#define AR_GPIO_INPUT_EN_VAL_RFSILENT_BB_S       15

#define AR_GPIO_RTC_RESET_OVERRIDE_ENABLE        0x00010000