Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c018b04b authored by Roman Li's avatar Roman Li Committed by Alex Deucher
Browse files

drm/amd/display: Fix irq enable/disable on resume. 



Fixing loop boundaries in irq enable/disable on resume.

Signed-off-by: default avatarRoman Li <Roman.Li@amd.com>
Reviewed-by: default avatarMikita Lipski <Mikita.Lipski@amd.com>
Acked-by: default avatarHarry Wentland <Harry.Wentland@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent e4b3b5cc

drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.c

+2 −2
Original line number Diff line number Diff line
@@ -435,7 +435,7 @@ int amdgpu_dm_irq_suspend(struct amdgpu_device *adev) 
	 * Disable HW interrupt  for HPD and HPDRX only since FLIP and VBLANK

	 * will be disabled from manage_dm_interrupts on disable CRTC.

	 */

	for (src = DC_IRQ_SOURCE_HPD1; src < DC_IRQ_SOURCE_HPD6RX; src++) {

	for (src = DC_IRQ_SOURCE_HPD1; src <= DC_IRQ_SOURCE_HPD6RX; src++) {

		hnd_list_l = &adev->dm.irq_handler_list_low_tab[src].head;

		hnd_list_h = &adev->dm.irq_handler_list_high_tab[src];

		if (!list_empty(hnd_list_l) || !list_empty(hnd_list_h))
@@ -462,7 +462,7 @@ int amdgpu_dm_irq_resume_early(struct amdgpu_device *adev) 
	DRM_DEBUG_KMS("DM_IRQ: early resume\n");



	/* re-enable short pulse interrupts HW interrupt */

	for (src = DC_IRQ_SOURCE_HPD1RX; src <= DC_IRQ_SOURCE_HPD6RX + 1; src++) {

	for (src = DC_IRQ_SOURCE_HPD1RX; src <= DC_IRQ_SOURCE_HPD6RX; src++) {

		hnd_list_l = &adev->dm.irq_handler_list_low_tab[src].head;

		hnd_list_h = &adev->dm.irq_handler_list_high_tab[src];

		if (!list_empty(hnd_list_l) || !list_empty(hnd_list_h))