Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c00bc383 authored by Gregory CLEMENT's avatar Gregory CLEMENT
Browse files

arm64: dts: marvell: Add cpu clock node on Armada 7K/8K 



Add cpu clock node on AP

Signed-off-by: default avatarGregory CLEMENT <gregory.clement@bootlin.com>
parent 96018a6f

arch/arm64/boot/dts/marvell/armada-ap806-quad.dtsi

+4 −1
Original line number Diff line number Diff line
@@ -21,6 +21,7 @@ 
			reg = <0x000>;

			enable-method = "psci";

			#cooling-cells = <2>;

			clocks = <&cpu_clk 0>;

		};

		cpu1: cpu@1 {

			device_type = "cpu";
@@ -28,6 +29,7 @@ 
			reg = <0x001>;

			enable-method = "psci";

			#cooling-cells = <2>;

			clocks = <&cpu_clk 0>;

		};

		cpu2: cpu@100 {

			device_type = "cpu";
@@ -35,6 +37,7 @@ 
			reg = <0x100>;

			enable-method = "psci";

			#cooling-cells = <2>;

			clocks = <&cpu_clk 1>;

		};

		cpu3: cpu@101 {

			device_type = "cpu";
@@ -42,7 +45,7 @@ 
			reg = <0x101>;

			enable-method = "psci";

			#cooling-cells = <2>;

			clocks = <&cpu_clk 1>;

		};

	};



};

arch/arm64/boot/dts/marvell/armada-ap806.dtsi

+7 −0
Original line number Diff line number Diff line
@@ -280,6 +280,13 @@ 
				#address-cells = <1>;

				#size-cells = <1>;



				cpu_clk: clock-cpu@278 {

					compatible = "marvell,ap806-cpu-clock";

					clocks = <&ap_clk 0>, <&ap_clk 1>;

					#clock-cells = <1>;

					reg = <0x278 0xa30>;

				};



				ap_thermal: thermal-sensor@80 {

					compatible = "marvell,armada-ap806-thermal";

					reg = <0x80 0x10>;