ARM: dts: msm: Add missing CPUSS dump nodes to SDMSHRIKE
Add missing CPUSS dump nodes for L2 TLB, L1 D-TLB, L1 I-TLB, L2 Cache. Change-Id: I3d24bb7bb7346154712efafa7aa767af3f62234c
Loading
Please register or sign in to comment
Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more
Add missing CPUSS dump nodes for L2 TLB, L1 D-TLB, L1 I-TLB, L2 Cache. Change-Id: I3d24bb7bb7346154712efafa7aa767af3f62234c