Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b9cc3f53 authored by Isaac J. Manjarres's avatar Isaac J. Manjarres
Browse files

ARM: dts: msm: Add the SMMU devices for Lahaina 

Add the initial set of devices that describe the APPS
and graphics SMMU register spaces for the Lahaina.

Change-Id: I308c55d050cd199f5a9d97fdf77319f4b77c8c30
parent 7fa3b965

qcom/lahaina.dtsi

+1 −0
Original line number Diff line number Diff line
@@ -598,3 +598,4 @@ 
};



#include "lahaina-pinctrl.dtsi"

#include "msm-arm-smmu-lahaina.dtsi"

qcom/msm-arm-smmu-lahaina.dtsi

0 → 100644
+301 −0
Original line number Diff line number Diff line 
#include <dt-bindings/interrupt-controller/arm-gic.h>



&soc {

	kgsl_smmu: kgsl-smmu@3da0000 {

		compatible = "qcom,qsmmu-v500";

		reg = <0x3DA0000 0x10000>,

			<0x3DC2000 0x20>;

		reg-names = "base", "tcu-base";

		#iommu-cells = <2>;

		qcom,skip-init;

		qcom,use-3-lvl-tables;

		#global-interrupts = <2>;

		#size-cells = <1>;

		#address-cells = <1>;

		ranges;

		status = "disabled";



		clocks = <&clock_gcc GCC_GPU_MEMNOC_GFX_CLK>,

			 <&clock_gcc GCC_GPU_SNOC_DVM_GFX_CLK>,

			 <&clock_gpucc GPU_CC_AHB_CLK>;

		clock-names = "gcc_gpu_memnoc_gfx",

			      "gcc_gpu_snoc_dvm_gfx",

			      "gpu_cc_ahb";



		interconnects = <&gem_noc MASTER_GPU_TCU &mc_virt SLAVE_EBI1>;



		interrupts =	<GIC_SPI 672 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 673 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 678 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 679 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 680 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 681 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 682 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 683 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 684 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 685 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 686 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 687 IRQ_TYPE_LEVEL_HIGH>;



		gfx_0_tbu: gfx_0_tbu@3dc5000 {

			compatible = "qcom,qsmmuv500-tbu";

			reg = <0x3DC5000 0x1000>,

				<0x3DC2200 0x8>;

			reg-names = "base", "status-reg";

			qcom,stream-id-range = <0x0 0x400>;

			status = "disabled";

		};



		gfx_1_tbu: gfx_1_tbu@3dc9000 {

			compatible = "qcom,qsmmuv500-tbu";

			reg = <0x3DC9000 0x1000>,

				<0x3DC2208 0x8>;

			reg-names = "base", "status-reg";

			qcom,stream-id-range = <0x400 0x400>;

			status = "disabled";

		};

	};



	apps_smmu: apps-smmu@15000000 {

		compatible = "qcom,qsmmu-v500";

		reg = <0x15000000 0x100000>,

			<0x15182000 0x20>;

		reg-names = "base", "tcu-base";

		#iommu-cells = <2>;

		qcom,skip-init;

		qcom,use-3-lvl-tables;

		#global-interrupts = <2>;

		#size-cells = <1>;

		#address-cells = <1>;

		ranges;

		interrupts =	<GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 395 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 396 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 398 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 399 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 400 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 401 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 402 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 403 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 404 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 405 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 407 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 408 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 409 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 412 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 690 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 691 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 692 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 693 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 694 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 695 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 696 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 697 IRQ_TYPE_LEVEL_HIGH>,

				<GIC_SPI 707 IRQ_TYPE_LEVEL_HIGH>;



		interconnects = <&gem_noc MASTER_APPSS_PROC

				 &config_noc SLAVE_IMEM_CFG>;



		anoc_1_tbu: anoc_1_tbu@15185000 {

			compatible = "qcom,qsmmuv500-tbu";

			reg = <0x15185000 0x1000>,

				<0x15182200 0x8>;

			reg-names = "base", "status-reg";

			qcom,stream-id-range = <0x0 0x400>;

			interconnects = <&gem_noc MASTER_APPSS_PROC

					 &config_noc SLAVE_IMEM_CFG>;

		};



		anoc_2_tbu: anoc_2_tbu@15189000 {

			compatible = "qcom,qsmmuv500-tbu";

			reg = <0x15189000 0x1000>,

				<0x15182208 0x8>;

			reg-names = "base", "status-reg";

			qcom,stream-id-range = <0x400 0x400>;

			interconnects = <&gem_noc MASTER_APPSS_PROC

					 &config_noc SLAVE_IMEM_CFG>;

		};



		mnoc_hf_0_tbu: mnoc_hf_0_tbu@1518d000 {

			compatible = "qcom,qsmmuv500-tbu";

			reg = <0x1518D000 0x1000>,

				<0x15182210 0x8>;

			reg-names = "base", "status-reg";

			qcom,stream-id-range = <0x800 0x400>;

			interconnects = <&mmss_noc MASTER_MDP0

					 &mc_virt SLAVE_EBI1>;

		};



		mnoc_hf_1_tbu: mnoc_hf_1_tbu@15191000 {

			compatible = "qcom,qsmmuv500-tbu";

			reg = <0x15191000 0x1000>,

				<0x15182218 0x8>;

			reg-names = "base", "status-reg";

			qcom,stream-id-range = <0xc00 0x400>;

			interconnects = <&mmss_noc MASTER_MDP0

					 &mc_virt SLAVE_EBI1>;

		};



		compute_dsp_1_tbu: compute_dsp_1_tbu@15195000 {

			compatible = "qcom,qsmmuv500-tbu";

			reg = <0x15195000 0x1000>,

				<0x15182220 0x8>;

			reg-names = "base", "status-reg";

			qcom,stream-id-range = <0x1000 0x400>;

			interconnects = <&nsp_noc MASTER_CDSP_PROC

					 &mc_virt SLAVE_EBI1>;

		};



		compute_dsp_0_tbu: compute_dsp_0_tbu@15199000 {

			compatible = "qcom,qsmmuv500-tbu";

			reg = <0x15199000 0x1000>,

				<0x15182228 0x8>;

			reg-names = "base", "status-reg";

			qcom,stream-id-range = <0x1400 0x400>;

			interconnects = <&nsp_noc MASTER_CDSP_PROC

					 &mc_virt SLAVE_EBI1>;

		};



		adsp_tbu: adsp_tbu@1519d000 {

			compatible = "qcom,qsmmuv500-tbu";

			reg = <0x1519D000 0x1000>,

				<0x15182230 0x8>;

			reg-names = "base", "status-reg";

			qcom,stream-id-range = <0x1800 0x400>;

		};



		anoc_1_pcie_tbu: anoc_1_pcie_tbu@151a1000 {

			compatible = "qcom,qsmmuv500-tbu";

			reg = <0x151A1000 0x1000>,

				<0x15182238 0x8>;

			reg-names = "base", "status-reg";

			qcom,stream-id-range = <0x1c00 0x400>;

			clocks = <&clock_gcc GCC_AGGRE_NOC_PCIE_TBU_CLK>;

			clock-names = "gcc_aggre_noc_pcie_tbu_clk";

			interconnects = <&gem_noc MASTER_APPSS_PROC

					 &config_noc SLAVE_IMEM_CFG>;

		};



		mnoc_sf_0_tbu: mnoc_sf_0_tbu@151a5000 {

			compatible = "qcom,qsmmuv500-tbu";

			reg = <0x151A5000 0x1000>,

				<0x15182240 0x8>;

			reg-names = "base", "status-reg";

			qcom,stream-id-range = <0x2000 0x400>;

			interconnects = <&mmss_noc MASTER_CAMNOC_SF

					 &mc_virt SLAVE_EBI1>;

		};



		mnoc_sf_1_tbu: mnoc_sf_1_tbu@151a9000 {

			compatible = "qcom,qsmmuv500-tbu";

			reg = <0x151A9000 0x1000>,

				<0x15182248 0x8>;

			reg-names = "base", "status-reg";

			qcom,stream-id-range = <0x2400 0x400>;

			interconnects = <&mmss_noc MASTER_CAMNOC_SF

					 &mc_virt SLAVE_EBI1>;

		};

	};



	kgsl_iommu_test_device {

		status = "disabled";

		compatible = "iommu-debug-test";

		iommus = <&kgsl_smmu 0x7 0>;

		qcom,iommu-dma = "disabled";

	};



	kgsl_iommu_coherent_test_device {

		status = "disabled";

		compatible = "iommu-debug-test";

		iommus = <&kgsl_smmu 0x9 0>;

		qcom,iommu-dma = "disabled";

		dma-coherent;

	};



	apps_iommu_test_device {

		compatible = "iommu-debug-test";

		iommus = <&apps_smmu 0x21 0>;

		qcom,iommu-dma = "disabled";

	};



	apps_iommu_coherent_test_device {

		compatible = "iommu-debug-test";

		iommus = <&apps_smmu 0x23 0>;

		qcom,iommu-dma = "disabled";

		dma-coherent;

	};

};