Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b7fa8519 authored by Leo (Sunpeng) Li's avatar Leo (Sunpeng) Li Committed by Alex Deucher
Browse files

drm/amd: Add DCE12 resource strap registers 



We need them for initializing audio properly.

Signed-off-by: default avatarLeo (Sunpeng) Li <sunpeng.li@amd.com>
Reviewed-by: default avatarHarry Wentland <harry.wentland@amd.com>
Acked-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 96719c54

drivers/gpu/drm/amd/include/asic_reg/vega10/DC/dce_12_0_offset.h

+4 −0
Original line number Diff line number Diff line
@@ -1841,6 +1841,10 @@ 
#define mmUNIPHYG_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2

#define mmDCIO_WRCMD_DELAY                                                                             0x2094

#define mmDCIO_WRCMD_DELAY_BASE_IDX                                                                    2

#define mmDC_PINSTRAPS                                                                                 0x2096

#define mmDC_PINSTRAPS_BASE_IDX                                                                        2

#define mmCC_DC_MISC_STRAPS                                                                            0x2097

#define mmCC_DC_MISC_STRAPS_BASE_IDX                                                                   2

#define mmDC_DVODATA_CONFIG                                                                            0x2098

#define mmDC_DVODATA_CONFIG_BASE_IDX                                                                   2

#define mmLVTMA_PWRSEQ_CNTL                                                                            0x2099

drivers/gpu/drm/amd/include/asic_reg/vega10/DC/dce_12_0_sh_mask.h

+8 −0
Original line number Diff line number Diff line
@@ -2447,6 +2447,14 @@ 
//DCCG_CBUS_WRCMD_DELAY

#define DCCG_CBUS_WRCMD_DELAY__CBUS_PLL_WRCMD_DELAY__SHIFT                                                    0x0

#define DCCG_CBUS_WRCMD_DELAY__CBUS_PLL_WRCMD_DELAY_MASK                                                      0x0000000FL

//DC_PINSTRAPS

#define DC_PINSTRAPS__DC_PINSTRAPS_AUDIO__SHIFT                                                               0xe

#define DC_PINSTRAPS__DC_PINSTRAPS_AUDIO_MASK                                                                 0x0000C000L

//CC_DC_MISC_STRAPS

#define CC_DC_MISC_STRAPS__HDMI_DISABLE__SHIFT                                                                0x6

#define CC_DC_MISC_STRAPS__AUDIO_STREAM_NUMBER__SHIFT                                                         0x8

#define CC_DC_MISC_STRAPS__HDMI_DISABLE_MASK                                                                  0x00000040L

#define CC_DC_MISC_STRAPS__AUDIO_STREAM_NUMBER_MASK                                                           0x00000700L

//DCCG_DS_DTO_INCR

#define DCCG_DS_DTO_INCR__DCCG_DS_DTO_INCR__SHIFT                                                             0x0

#define DCCG_DS_DTO_INCR__DCCG_DS_DTO_INCR_MASK                                                               0xFFFFFFFFL