Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit af2e06b0 authored by Anson Huang's avatar Anson Huang Committed by Greg Kroah-Hartman
Browse files

ARM: dts: imx7ulp: Correct gpio ranges



[ Upstream commit deb6323b739c54e1a1e83cd3a2bae4901e3eebf6 ]

Correct gpio ranges according to i.MX7ULP pinctrl driver:

gpio_ptc: ONLY pin 0~19 are available;
gpio_ptd: ONLY pin 0~11 are available;
gpio_pte: ONLY pin 0~15 are available;
gpio_ptf: ONLY pin 0~19 are available;

Fixes: 20434dc9 ("ARM: dts: imx: add common imx7ulp dtsi support")
Signed-off-by: default avatarAnson Huang <Anson.Huang@nxp.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
Signed-off-by: default avatarSasha Levin <sashal@kernel.org>
parent ab56ed56
Loading
Loading
Loading
Loading
+4 −4
Original line number Diff line number Diff line
@@ -397,7 +397,7 @@
			clocks = <&pcc2 IMX7ULP_CLK_RGPIO2P1>,
				 <&pcc3 IMX7ULP_CLK_PCTLC>;
			clock-names = "gpio", "port";
			gpio-ranges = <&iomuxc1 0 0 32>;
			gpio-ranges = <&iomuxc1 0 0 20>;
		};

		gpio_ptd: gpio@40af0000 {
@@ -411,7 +411,7 @@
			clocks = <&pcc2 IMX7ULP_CLK_RGPIO2P1>,
				 <&pcc3 IMX7ULP_CLK_PCTLD>;
			clock-names = "gpio", "port";
			gpio-ranges = <&iomuxc1 0 32 32>;
			gpio-ranges = <&iomuxc1 0 32 12>;
		};

		gpio_pte: gpio@40b00000 {
@@ -425,7 +425,7 @@
			clocks = <&pcc2 IMX7ULP_CLK_RGPIO2P1>,
				 <&pcc3 IMX7ULP_CLK_PCTLE>;
			clock-names = "gpio", "port";
			gpio-ranges = <&iomuxc1 0 64 32>;
			gpio-ranges = <&iomuxc1 0 64 16>;
		};

		gpio_ptf: gpio@40b10000 {
@@ -439,7 +439,7 @@
			clocks = <&pcc2 IMX7ULP_CLK_RGPIO2P1>,
				 <&pcc3 IMX7ULP_CLK_PCTLF>;
			clock-names = "gpio", "port";
			gpio-ranges = <&iomuxc1 0 96 32>;
			gpio-ranges = <&iomuxc1 0 96 20>;
		};
	};