Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit aeeed76b authored by Yaniv Gardi's avatar Yaniv Gardi Committed by Martin K. Petersen
Browse files

phy: qcom-ufs: fix build error when the component is built as a module 



Export the following functions in order to avoid build errors
when the component PHY_QCOM_UFS is compiled as a module:

ERROR: "ufs_qcom_phy_disable_ref_clk"
	[drivers/scsi/ufs/ufs-qcom.ko] undefined!
ERROR: "ufs_qcom_phy_enable_ref_clk"
	[drivers/scsi/ufs/ufs-qcom.ko] undefined!
ERROR: "ufs_qcom_phy_is_pcs_ready"
	[drivers/scsi/ufs/ufs-qcom.ko] undefined!
ERROR: "ufs_qcom_phy_disable_iface_clk"
	[drivers/scsi/ufs/ufs-qcom.ko] undefined!
ERROR: "ufs_qcom_phy_start_serdes"
	[drivers/scsi/ufs/ufs-qcom.ko] undefined!
ERROR: "ufs_qcom_phy_calibrate_phy"
	[drivers/scsi/ufs/ufs-qcom.ko] undefined!
ERROR: "ufs_qcom_phy_enable_dev_ref_clk"
	[drivers/scsi/ufs/ufs-qcom.ko] undefined!
ERROR: "ufs_qcom_phy_set_tx_lane_enable"
	[drivers/scsi/ufs/ufs-qcom.ko] undefined!
ERROR: "ufs_qcom_phy_disable_dev_ref_clk"
	[drivers/scsi/ufs/ufs-qcom.ko] undefined!
ERROR: "ufs_qcom_phy_save_controller_version"
	[drivers/scsi/ufs/ufs-qcom.ko] undefined!
ERROR: "ufs_qcom_phy_enable_iface_clk"
	[drivers/scsi/ufs/ufs-qcom.ko] undefined!
make[1]: *** [__modpost] Error 1

Reviewed-by: default avatarAkinobu Mita <akinobu.mita@gmail.com>
Reviewed-by: default avatarSubhash Jadavani <subhashj@codeaurora.org>
Reviewed-by: default avatarGilad Broner <gbroner@codeaurora.org>
Signed-off-by: default avatarYaniv Gardi <ygardi@codeaurora.org>
Reviewed-by: default avatarHannes Reinecke <hare@suse.de>
Signed-off-by: default avatarMartin K. Petersen <martin.petersen@oracle.com>
parent fb53c439

drivers/phy/phy-qcom-ufs.c

+11 −0
Original line number Diff line number Diff line
@@ -432,6 +432,7 @@ int ufs_qcom_phy_enable_ref_clk(struct phy *generic_phy) 
out:

	return ret;

}

EXPORT_SYMBOL_GPL(ufs_qcom_phy_enable_ref_clk);



static

int ufs_qcom_phy_disable_vreg(struct phy *phy,
@@ -474,6 +475,7 @@ void ufs_qcom_phy_disable_ref_clk(struct phy *generic_phy) 
		phy->is_ref_clk_enabled = false;

	}

}

EXPORT_SYMBOL_GPL(ufs_qcom_phy_disable_ref_clk);



#define UFS_REF_CLK_EN	(1 << 5)
@@ -517,11 +519,13 @@ void ufs_qcom_phy_enable_dev_ref_clk(struct phy *generic_phy) 
{

	ufs_qcom_phy_dev_ref_clk_ctrl(generic_phy, true);

}

EXPORT_SYMBOL_GPL(ufs_qcom_phy_enable_dev_ref_clk);



void ufs_qcom_phy_disable_dev_ref_clk(struct phy *generic_phy)

{

	ufs_qcom_phy_dev_ref_clk_ctrl(generic_phy, false);

}

EXPORT_SYMBOL_GPL(ufs_qcom_phy_disable_dev_ref_clk);



/* Turn ON M-PHY RMMI interface clocks */

int ufs_qcom_phy_enable_iface_clk(struct phy *generic_phy)
@@ -550,6 +554,7 @@ int ufs_qcom_phy_enable_iface_clk(struct phy *generic_phy) 
out:

	return ret;

}

EXPORT_SYMBOL_GPL(ufs_qcom_phy_enable_iface_clk);



/* Turn OFF M-PHY RMMI interface clocks */

void ufs_qcom_phy_disable_iface_clk(struct phy *generic_phy)
@@ -562,6 +567,7 @@ void ufs_qcom_phy_disable_iface_clk(struct phy *generic_phy) 
		phy->is_iface_clk_enabled = false;

	}

}

EXPORT_SYMBOL_GPL(ufs_qcom_phy_disable_iface_clk);



int ufs_qcom_phy_start_serdes(struct phy *generic_phy)

{
@@ -578,6 +584,7 @@ int ufs_qcom_phy_start_serdes(struct phy *generic_phy) 


	return ret;

}

EXPORT_SYMBOL_GPL(ufs_qcom_phy_start_serdes);



int ufs_qcom_phy_set_tx_lane_enable(struct phy *generic_phy, u32 tx_lanes)

{
@@ -595,6 +602,7 @@ int ufs_qcom_phy_set_tx_lane_enable(struct phy *generic_phy, u32 tx_lanes) 


	return ret;

}

EXPORT_SYMBOL_GPL(ufs_qcom_phy_set_tx_lane_enable);



void ufs_qcom_phy_save_controller_version(struct phy *generic_phy,

					  u8 major, u16 minor, u16 step)
@@ -605,6 +613,7 @@ void ufs_qcom_phy_save_controller_version(struct phy *generic_phy, 
	ufs_qcom_phy->host_ctrl_rev_minor = minor;

	ufs_qcom_phy->host_ctrl_rev_step = step;

}

EXPORT_SYMBOL_GPL(ufs_qcom_phy_save_controller_version);



int ufs_qcom_phy_calibrate_phy(struct phy *generic_phy, bool is_rate_B)

{
@@ -625,6 +634,7 @@ int ufs_qcom_phy_calibrate_phy(struct phy *generic_phy, bool is_rate_B) 


	return ret;

}

EXPORT_SYMBOL_GPL(ufs_qcom_phy_calibrate_phy);



int ufs_qcom_phy_remove(struct phy *generic_phy,

			struct ufs_qcom_phy *ufs_qcom_phy)
@@ -662,6 +672,7 @@ int ufs_qcom_phy_is_pcs_ready(struct phy *generic_phy) 
	return ufs_qcom_phy->phy_spec_ops->

			is_physical_coding_sublayer_ready(ufs_qcom_phy);

}

EXPORT_SYMBOL_GPL(ufs_qcom_phy_is_pcs_ready);



int ufs_qcom_phy_power_on(struct phy *generic_phy)

{