Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ad4e53bd authored by Georgi Djakov's avatar Georgi Djakov
Browse files

interconnect: qcom: Enable the QoS ports 



Start enabling QoS for most of the ports. Use predefined values for
priority and urgency.

Change-Id: I5bed0ddaa63007b630ef700fb6b534cb62d4b18c
Signed-off-by: default avatarGeorgi Djakov <gdjako@codeaurora.org>
parent df6ff708

drivers/interconnect/qcom/lahaina.c

+35 −35
Original line number Diff line number Diff line
@@ -26,42 +26,42 @@ static DEFINE_MUTEX(probe_list_lock); 


static int probe_count;



DEFINE_QNODE_QOS(qhm_qspi, 2, 0, 0, 65536);

DEFINE_QNODE_QOS(qhm_qup1, 2, 0, 0, 69632);

DEFINE_QNODE_QOS(xm_sdc4, 2, 0, 0, 73728);

DEFINE_QNODE_QOS(xm_ufs_mem, 2, 0, 0, 77824);

DEFINE_QNODE_QOS(xm_usb3_0, 2, 0, 0, 81920);

DEFINE_QNODE_QOS(xm_usb3_1, 2, 0, 0, 86016);

DEFINE_QNODE_QOS(qhm_qdss_bam, 2, 0, 0, 98304);

DEFINE_QNODE_QOS(qhm_qup0, 2, 0, 0, 102400);

DEFINE_QNODE_QOS(qhm_qup2, 2, 0, 0, 106496);

DEFINE_QNODE_QOS(qxm_crypto, 2, 1, 0, 118784);

DEFINE_QNODE_QOS(qhm_qspi, 2, 0, 1, 65536);

DEFINE_QNODE_QOS(qhm_qup1, 2, 0, 1, 69632);

DEFINE_QNODE_QOS(xm_sdc4, 2, 0, 1, 73728);

DEFINE_QNODE_QOS(xm_ufs_mem, 2, 0, 1, 77824);

DEFINE_QNODE_QOS(xm_usb3_0, 2, 0, 1, 81920);

DEFINE_QNODE_QOS(xm_usb3_1, 2, 0, 1, 86016);

DEFINE_QNODE_QOS(qhm_qdss_bam, 2, 0, 1, 98304);

DEFINE_QNODE_QOS(qhm_qup0, 2, 0, 1, 102400);

DEFINE_QNODE_QOS(qhm_qup2, 2, 0, 1, 106496);

DEFINE_QNODE_QOS(qxm_crypto, 2, 1, 1, 118784);

DEFINE_QNODE_QOS(qxm_ipa, 2, 1, 0, 65536);

DEFINE_QNODE_QOS(xm_pcie3_0, 2, 0, 0, 77824);

DEFINE_QNODE_QOS(xm_pcie3_1, 2, 0, 0, 81920);

DEFINE_QNODE_QOS(xm_qdss_etr, 2, 0, 0, 86016);

DEFINE_QNODE_QOS(xm_sdc2, 2, 0, 0, 90112);

DEFINE_QNODE_QOS(xm_ufs_card, 2, 0, 0, 94208);

DEFINE_QNODE_QOS(alm_gpu_tcu, 1, 0, 0, 655360);

DEFINE_QNODE_QOS(alm_sys_tcu, 6, 0, 0, 659456);

DEFINE_QNODE_QOS(qnm_cmpnoc, 0, 1, 0, 135168, 397312);

DEFINE_QNODE_QOS(qnm_gpu, 0, 0, 0, 139264, 401408);

DEFINE_QNODE_QOS(qnm_mnoc_hf, 0, 1, 0, 143360, 405504);

DEFINE_QNODE_QOS(qnm_mnoc_sf, 0, 1, 0, 147456, 409600);

DEFINE_QNODE_QOS(qnm_pcie, 2, 1, 0, 663552);

DEFINE_QNODE_QOS(qnm_snoc_gc, 0, 1, 0, 667648);

DEFINE_QNODE_QOS(qnm_snoc_sf, 0, 1, 0, 671744);

DEFINE_QNODE_QOS(qnm_camnoc_hf, 0, 1, 0, 65536, 65920);

DEFINE_QNODE_QOS(qnm_camnoc_icp, 5, 1, 0, 69632);

DEFINE_QNODE_QOS(qnm_camnoc_sf, 0, 1, 0, 73728, 73856);

DEFINE_QNODE_QOS(qnm_video0, 0, 1, 0, 81920);

DEFINE_QNODE_QOS(qnm_video1, 0, 1, 0, 82048);

DEFINE_QNODE_QOS(qnm_video_cvp, 0, 1, 0, 86016);

DEFINE_QNODE_QOS(qxm_mdp0, 0, 1, 0, 90112);

DEFINE_QNODE_QOS(qxm_mdp1, 0, 1, 0, 90240);

DEFINE_QNODE_QOS(qxm_rot, 0, 1, 0, 94208);

DEFINE_QNODE_QOS(qxm_pimem, 2, 1, 0, 45056);

DEFINE_QNODE_QOS(xm_gic, 2, 0, 0, 53248);

DEFINE_QNODE_QOS(xm_pcie3_0, 2, 0, 1, 77824);

DEFINE_QNODE_QOS(xm_pcie3_1, 2, 0, 1, 81920);

DEFINE_QNODE_QOS(xm_qdss_etr, 2, 0, 1, 86016);

DEFINE_QNODE_QOS(xm_sdc2, 2, 0, 1, 90112);

DEFINE_QNODE_QOS(xm_ufs_card, 2, 0, 1, 94208);

DEFINE_QNODE_QOS(alm_gpu_tcu, 1, 0, 1, 655360);

DEFINE_QNODE_QOS(alm_sys_tcu, 6, 0, 1, 659456);

DEFINE_QNODE_QOS(qnm_cmpnoc, 0, 1, 2, 135168, 397312);

DEFINE_QNODE_QOS(qnm_gpu, 0, 0, 2, 139264, 401408);

DEFINE_QNODE_QOS(qnm_mnoc_hf, 0, 1, 1, 143360, 405504);

DEFINE_QNODE_QOS(qnm_mnoc_sf, 0, 1, 1, 147456, 409600);

DEFINE_QNODE_QOS(qnm_pcie, 2, 1, 1, 663552);

DEFINE_QNODE_QOS(qnm_snoc_gc, 0, 1, 1, 667648);

DEFINE_QNODE_QOS(qnm_snoc_sf, 0, 1, 1, 671744);

DEFINE_QNODE_QOS(qnm_camnoc_hf, 0, 1, 2, 65536, 65920);

DEFINE_QNODE_QOS(qnm_camnoc_icp, 5, 1, 1, 69632);

DEFINE_QNODE_QOS(qnm_camnoc_sf, 0, 1, 2, 73728, 73856);

DEFINE_QNODE_QOS(qnm_video0, 0, 1, 1, 81920);

DEFINE_QNODE_QOS(qnm_video1, 0, 1, 1, 82048);

DEFINE_QNODE_QOS(qnm_video_cvp, 0, 1, 1, 86016);

DEFINE_QNODE_QOS(qxm_mdp0, 0, 1, 1, 90112);

DEFINE_QNODE_QOS(qxm_mdp1, 0, 1, 1, 90240);

DEFINE_QNODE_QOS(qxm_rot, 0, 1, 1, 94208);

DEFINE_QNODE_QOS(qxm_pimem, 2, 1, 1, 45056);

DEFINE_QNODE_QOS(xm_gic, 2, 0, 1, 53248);



DEFINE_QNODE(qhm_qspi, MASTER_QSPI_0, 1, 4, &qhm_qspi_qos, 1,

		SLAVE_A1NOC_SNOC);