Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit aaa02378 authored by Mahesh Kumar's avatar Mahesh Kumar Committed by Maarten Lankhorst
Browse files

drm/i915: ddb_size is of u16 type 



ddb_size is u16 so use same return type for intel_get_ddb_size
wrapper.

Signed-off-by: default avatarMahesh Kumar <mahesh1.kumar@intel.com>
Reviewed-by: default avatarChris Wilson <chris@chris-wilson.co.uk>
Reviewed-by: default avatarMaarten Lankhorst <maarten.lankhorst@linux.intel.com>
Signed-off-by: default avatarMaarten Lankhorst <maarten.lankhorst@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20180731142445.30723-2-mahesh1.kumar@intel.com
parent e6a59382

drivers/gpu/drm/i915/intel_pm.c

+6 −6
Original line number Diff line number Diff line
@@ -3771,7 +3771,7 @@ bool intel_can_enable_sagv(struct drm_atomic_state *state) 
	return true;

}



static unsigned int intel_get_ddb_size(struct drm_i915_private *dev_priv,

static u16 intel_get_ddb_size(struct drm_i915_private *dev_priv,

			      const struct intel_crtc_state *cstate,

			      const unsigned int total_data_rate,

			      const int num_active,
@@ -3814,7 +3814,7 @@ skl_ddb_get_pipe_allocation_limits(struct drm_device *dev, 
	struct intel_atomic_state *intel_state = to_intel_atomic_state(state);

	struct drm_i915_private *dev_priv = to_i915(dev);

	struct drm_crtc *for_crtc = cstate->base.crtc;

	unsigned int pipe_size, ddb_size;

	u16 pipe_size, ddb_size;

	int nth_active_pipe;



	if (WARN_ON(!state) || !cstate->base.active) {