Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a7d8084b authored by Eric Bernstein's avatar Eric Bernstein Committed by Alex Deucher
Browse files

drm/amd/display: Remove some old TODO's 



They are no longer relevant

Signed-off-by: default avatarEric Bernstein <eric.bernstein@amd.com>
Reviewed-by: default avatarDmytro Laktyushkin <Dmytro.Laktyushkin@amd.com>
Reviewed-by: default avatarTony Cheng <Tony.Cheng@amd.com>
Acked-by: default avatarLeo Li <sunpeng.li@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent b8592b48

drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c

+0 −6
Original line number Diff line number Diff line
@@ -1944,10 +1944,6 @@ static void dcn10_update_mpcc(struct dc *dc, struct pipe_ctx *pipe_ctx) 
	struct mpc *mpc = dc->res_pool->mpc;

	struct mpc_tree *mpc_tree_params = &(pipe_ctx->stream_res.opp->mpc_tree_params);







	/* TODO: proper fix once fpga works */



	if (dc->debug.visual_confirm == VISUAL_CONFIRM_HDR) {

		dcn10_get_hdr_visual_confirm_color(

				pipe_ctx, &blnd_cfg.black_color);
@@ -2027,8 +2023,6 @@ static void update_scaler(struct pipe_ctx *pipe_ctx) 
	bool per_pixel_alpha =

			pipe_ctx->plane_state->per_pixel_alpha && pipe_ctx->bottom_pipe;



	/* TODO: proper fix once fpga works */



	pipe_ctx->plane_res.scl_data.lb_params.alpha_en = per_pixel_alpha;

	pipe_ctx->plane_res.scl_data.lb_params.depth = LB_PIXEL_DEPTH_30BPP;

	/* scaler configuration */