Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a69a15a1 authored by Marc Zyngier's avatar Marc Zyngier Committed by Greg Kroah-Hartman
Browse files

arm64: Add missing Set/Way CMO encodings 



[ Upstream commit 8d0f019e4c4f2ee2de81efd9bf1c27e9fb3c0460 ]

Add the missing Set/Way CMOs that apply to tagged memory.

Signed-off-by: default avatarMarc Zyngier <maz@kernel.org>
Reviewed-by: default avatarCornelia Huck <cohuck@redhat.com>
Reviewed-by: default avatarSteven Price <steven.price@arm.com>
Reviewed-by: default avatarOliver Upton <oliver.upton@linux.dev>
Link: https://lore.kernel.org/r/20230515204601.1270428-2-maz@kernel.org


Signed-off-by: default avatarSasha Levin <sashal@kernel.org>
parent 99de9a18

arch/arm64/include/asm/sysreg.h

+6 −0
Original line number Diff line number Diff line
@@ -102,8 +102,14 @@ 
#define SB_BARRIER_INSN			__SYS_BARRIER_INSN(0, 7, 31)



#define SYS_DC_ISW			sys_insn(1, 0, 7, 6, 2)

#define SYS_DC_IGSW			sys_insn(1, 0, 7, 6, 4)

#define SYS_DC_IGDSW			sys_insn(1, 0, 7, 6, 6)

#define SYS_DC_CSW			sys_insn(1, 0, 7, 10, 2)

#define SYS_DC_CGSW			sys_insn(1, 0, 7, 10, 4)

#define SYS_DC_CGDSW			sys_insn(1, 0, 7, 10, 6)

#define SYS_DC_CISW			sys_insn(1, 0, 7, 14, 2)

#define SYS_DC_CIGSW			sys_insn(1, 0, 7, 14, 4)

#define SYS_DC_CIGDSW			sys_insn(1, 0, 7, 14, 6)



#define SYS_OSDTRRX_EL1			sys_reg(2, 0, 0, 0, 2)

#define SYS_MDCCINT_EL1			sys_reg(2, 0, 0, 2, 0)